mirror of
https://github.com/torvalds/linux.git
synced 2024-12-12 22:23:55 +00:00
01158487af
Loongson-3A6000 and newer processors have hardware page table walker (PTW) support. PTW can handle all fastpaths of TLBI/TLBL/TLBS/TLBM exceptions by hardware, software only need to handle slowpaths (page faults). BTW, PTW doesn't append _PAGE_MODIFIED for page table entries, so we change pmd_dirty() and pte_dirty() to also check _PAGE_DIRTY for the "dirty" attribute. Signed-off-by: Liang Gao <gaoliang@loongson.cn> Signed-off-by: Jun Yi <yijun@loongson.cn> Signed-off-by: Huacai Chen <chenhuacai@loongson.cn>
22 lines
727 B
C
22 lines
727 B
C
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
|
|
#ifndef _UAPI_ASM_HWCAP_H
|
|
#define _UAPI_ASM_HWCAP_H
|
|
|
|
/* HWCAP flags */
|
|
#define HWCAP_LOONGARCH_CPUCFG (1 << 0)
|
|
#define HWCAP_LOONGARCH_LAM (1 << 1)
|
|
#define HWCAP_LOONGARCH_UAL (1 << 2)
|
|
#define HWCAP_LOONGARCH_FPU (1 << 3)
|
|
#define HWCAP_LOONGARCH_LSX (1 << 4)
|
|
#define HWCAP_LOONGARCH_LASX (1 << 5)
|
|
#define HWCAP_LOONGARCH_CRC32 (1 << 6)
|
|
#define HWCAP_LOONGARCH_COMPLEX (1 << 7)
|
|
#define HWCAP_LOONGARCH_CRYPTO (1 << 8)
|
|
#define HWCAP_LOONGARCH_LVZ (1 << 9)
|
|
#define HWCAP_LOONGARCH_LBT_X86 (1 << 10)
|
|
#define HWCAP_LOONGARCH_LBT_ARM (1 << 11)
|
|
#define HWCAP_LOONGARCH_LBT_MIPS (1 << 12)
|
|
#define HWCAP_LOONGARCH_PTW (1 << 13)
|
|
|
|
#endif /* _UAPI_ASM_HWCAP_H */
|