mirror of
https://github.com/torvalds/linux.git
synced 2024-12-25 20:32:22 +00:00
c0d6fe2f01
As usual, this is the massive branch we have for each release. Lots of various updates and additions of hardware descriptions on existing hardware, as well as the usual additions of new boards and SoCs. This is also the first release where we've started mixing 64- and 32-bit DT updates in one branch. (Specific details on what's actually here and new is pretty easy to tell from the diffstat, so there's little point in duplicating listing it here.) -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJWQT2WAAoJEIwa5zzehBx37tgQAIBe5eDJFXFihTlyOQ2plL3q vVH4OCzXIHELfM1J8CGZNah1wCQqNOts8RAmDCzxr+zSYuLOwJOEDZ6NKmErMxl0 NTj3+BsqKO3NRym970ofPqU9JRLQmpZ8K7dzk8Nwj2+r1WZHFu/j6Jv44n/Ns0lw 7+wxnG322lTm7SnvALCMD5lD4Y7VpThooWy5SdFtRoAetn+cLbVCJIeeQvO6Vxkp NooeJR0t2e8cpbAND5Jwu6eeWRcIbrvgjYDe0omhrIY05i9yNvIsC2HuQFGjF43z p2CnQvcKnhOXTZw3yse1Fx5igA7jqwVjjC/lVeDyxhusAtLpmuB6qbSaj7DpqkSQ nJxX1d49WKm68K+aknmee1kYRrvc4DE/kORI4IxXnsVNMu16ifTVLnxKgUhwzukb eZdTP6rsqgNozaYvh0k1vfSFd+CNSkBg+E9nrI3tU95yo3LOIhobVBCvBcWlmUvQ JdavRztqosChjIx3a9i1eCNKJtCg9p4m+gWjUqVVWsxBHe/3HojzjZnsBSynIQMA uGIVm0TKhNl1Svxl3oJo9257UCUK7+5PqJHK9IHrcWDULYx05JGSjuZcyvNS6Fo+ u1DMf0ud4gXJYhecFBa7b3zRjk5YxptgCCTjeEEOTUJbbhZqDjGFZlNuFi6dmqD3 ILJ2QMe/DGiPIlUmCfsx =qY1q -----END PGP SIGNATURE----- Merge tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc Pull ARM DT updates from Olof Johansson: "As usual, this is the massive branch we have for each release. Lots of various updates and additions of hardware descriptions on existing hardware, as well as the usual additions of new boards and SoCs. This is also the first release where we've started mixing 64- and 32-bit DT updates in one branch. (Specific details on what's actually here and new is pretty easy to tell from the diffstat, so there's little point in duplicating listing it here)" * tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (499 commits) ARM: dts: uniphier: add system-bus-controller nodes ARM64: juno: disable NOR flash node by default ARM: dts: uniphier: add outer cache controller nodes arm64: defconfig: Enable PCI generic host bridge by default arm64: Juno: Add support for the PCIe host bridge on Juno R1 Documentation: of: Document the bindings used by Juno R1 PCIe host bridge ARM: dts: uniphier: add I2C aliases for ProXstream2 boards dts/Makefile: Add build support for LS2080a QDS & RDB board DTS dts/ls2080a: Add DTS support for LS2080a QDS & RDB boards dts/ls2080a: Update Simulator DTS to add support of various peripherals dts/ls2080a: Remove text about writing to Free Software Foundation dts/ls2080a: Update DTSI to add support of various peripherals doc: DTS: Update DWC3 binding to provide reference to generic bindings doc/bindings: Update GPIO devicetree binding documentation for LS2080A Documentation/dts: Move FSL board-specific bindings out of /powerpc Documentation: DT: Add entry for FSL LS2080A QDS and RDB boards arm64: Rename FSL LS2085A SoC support code to LS2080A arm64: Use generic Layerscape SoC family naming ARM: dts: uniphier: add ProXstream2 Vodka board support ARM: dts: uniphier: add ProXstream2 Gentil board support ...
59 lines
2.7 KiB
Plaintext
59 lines
2.7 KiB
Plaintext
synopsys DWC3 CORE
|
|
|
|
DWC3- USB3 CONTROLLER. Complies to the generic USB binding properties
|
|
as described in 'usb/generic.txt'
|
|
|
|
Required properties:
|
|
- compatible: must be "snps,dwc3"
|
|
- reg : Address and length of the register set for the device
|
|
- interrupts: Interrupts used by the dwc3 controller.
|
|
|
|
Optional properties:
|
|
- usb-phy : array of phandle for the PHY device. The first element
|
|
in the array is expected to be a handle to the USB2/HS PHY and
|
|
the second element is expected to be a handle to the USB3/SS PHY
|
|
- phys: from the *Generic PHY* bindings
|
|
- phy-names: from the *Generic PHY* bindings
|
|
- tx-fifo-resize: determines if the FIFO *has* to be reallocated.
|
|
- snps,usb3_lpm_capable: determines if platform is USB3 LPM capable
|
|
- snps,disable_scramble_quirk: true when SW should disable data scrambling.
|
|
Only really useful for FPGA builds.
|
|
- snps,has-lpm-erratum: true when DWC3 was configured with LPM Erratum enabled
|
|
- snps,lpm-nyet-threshold: LPM NYET threshold
|
|
- snps,u2exit_lfps_quirk: set if we want to enable u2exit lfps quirk
|
|
- snps,u2ss_inp3_quirk: set if we enable P3 OK for U2/SS Inactive quirk
|
|
- snps,req_p1p2p3_quirk: when set, the core will always request for
|
|
P1/P2/P3 transition sequence.
|
|
- snps,del_p1p2p3_quirk: when set core will delay P1/P2/P3 until a certain
|
|
amount of 8B10B errors occur.
|
|
- snps,del_phy_power_chg_quirk: when set core will delay PHY power change
|
|
from P0 to P1/P2/P3.
|
|
- snps,lfps_filter_quirk: when set core will filter LFPS reception.
|
|
- snps,rx_detect_poll_quirk: when set core will disable a 400us delay to start
|
|
Polling LFPS after RX.Detect.
|
|
- snps,tx_de_emphasis_quirk: when set core will set Tx de-emphasis value.
|
|
- snps,tx_de_emphasis: the value driven to the PHY is controlled by the
|
|
LTSSM during USB3 Compliance mode.
|
|
- snps,dis_u3_susphy_quirk: when set core will disable USB3 suspend phy.
|
|
- snps,dis_u2_susphy_quirk: when set core will disable USB2 suspend phy.
|
|
- snps,dis_enblslpm_quirk: when set clears the enblslpm in GUSB2PHYCFG,
|
|
disabling the suspend signal to the PHY.
|
|
- snps,is-utmi-l1-suspend: true when DWC3 asserts output signal
|
|
utmi_l1_suspend_n, false when asserts utmi_sleep_n
|
|
- snps,hird-threshold: HIRD threshold
|
|
- snps,hsphy_interface: High-Speed PHY interface selection between "utmi" for
|
|
UTMI+ and "ulpi" for ULPI when the DWC_USB3_HSPHY_INTERFACE has value 3.
|
|
- snps,quirk-frame-length-adjustment: Value for GFLADJ_30MHZ field of GFLADJ
|
|
register for post-silicon frame length adjustment when the
|
|
fladj_30mhz_sdbnd signal is invalid or incorrect.
|
|
|
|
This is usually a subnode to DWC3 glue to which it is connected.
|
|
|
|
dwc3@4a030000 {
|
|
compatible = "snps,dwc3";
|
|
reg = <0x4a030000 0xcfff>;
|
|
interrupts = <0 92 4>
|
|
usb-phy = <&usb2_phy>, <&usb3,phy>;
|
|
tx-fifo-resize;
|
|
};
|