mirror of
https://github.com/torvalds/linux.git
synced 2024-12-14 07:02:23 +00:00
4f8d444030
The EMC clock sources for Tegra210 currently incorrectly include pll_c2 and pll_c3. However, both of these should have been pll_mb as shown in the TRM. If Tegra210 happens to be configured such that the pll_mb is the default clock for the EMC, as configured by the bootloader, then this will cause a system hang on boot. This is because the kernel will disable the pll_mb when disabling unused clock as it appears to be unused when it is not. Also add the additional pll_p clock source for the EMC. Signed-off-by: Jon Hunter <jonathanh@nvidia.com> Acked-by: Rhyland Klein <rklein@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com> |
||
---|---|---|
.. | ||
clk-audio-sync.c | ||
clk-dfll.c | ||
clk-dfll.h | ||
clk-divider.c | ||
clk-emc.c | ||
clk-id.h | ||
clk-periph-gate.c | ||
clk-periph.c | ||
clk-pll-out.c | ||
clk-pll.c | ||
clk-super.c | ||
clk-tegra20.c | ||
clk-tegra30.c | ||
clk-tegra114.c | ||
clk-tegra124-dfll-fcpu.c | ||
clk-tegra124.c | ||
clk-tegra210.c | ||
clk-tegra-audio.c | ||
clk-tegra-fixed.c | ||
clk-tegra-periph.c | ||
clk-tegra-pmc.c | ||
clk-tegra-super-gen4.c | ||
clk.c | ||
clk.h | ||
cvb.c | ||
cvb.h | ||
Kconfig | ||
Makefile |