mirror of
https://github.com/torvalds/linux.git
synced 2024-11-24 13:11:40 +00:00
4b550488f8
Hard to follow who is pointing what to where and why so it's simply getting in the way of the time code renovation. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
244 lines
5.9 KiB
C
244 lines
5.9 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General
|
|
* Public License. See the file "COPYING" in the main directory of this
|
|
* archive for more details.
|
|
*
|
|
* Copyright (C) 2000 - 2001 by Kanoj Sarcar (kanoj@sgi.com)
|
|
* Copyright (C) 2000 - 2001 by Silicon Graphics, Inc.
|
|
*/
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/mm.h>
|
|
#include <linux/module.h>
|
|
#include <linux/cpumask.h>
|
|
#include <asm/cpu.h>
|
|
#include <asm/io.h>
|
|
#include <asm/pgtable.h>
|
|
#include <asm/time.h>
|
|
#include <asm/sn/types.h>
|
|
#include <asm/sn/sn0/addrs.h>
|
|
#include <asm/sn/sn0/hubni.h>
|
|
#include <asm/sn/sn0/hubio.h>
|
|
#include <asm/sn/klconfig.h>
|
|
#include <asm/sn/ioc3.h>
|
|
#include <asm/mipsregs.h>
|
|
#include <asm/sn/gda.h>
|
|
#include <asm/sn/hub.h>
|
|
#include <asm/sn/intr.h>
|
|
#include <asm/current.h>
|
|
#include <asm/smp.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/mmu_context.h>
|
|
#include <asm/thread_info.h>
|
|
#include <asm/sn/launch.h>
|
|
#include <asm/sn/sn_private.h>
|
|
#include <asm/sn/sn0/ip27.h>
|
|
#include <asm/sn/mapped_kernel.h>
|
|
|
|
#define CPU_NONE (cpuid_t)-1
|
|
|
|
static DECLARE_BITMAP(hub_init_mask, MAX_COMPACT_NODES);
|
|
nasid_t master_nasid = INVALID_NASID;
|
|
|
|
cnodeid_t nasid_to_compact_node[MAX_NASIDS];
|
|
nasid_t compact_to_nasid_node[MAX_COMPACT_NODES];
|
|
cnodeid_t cpuid_to_compact_node[MAXCPUS];
|
|
|
|
EXPORT_SYMBOL(nasid_to_compact_node);
|
|
|
|
struct cpuinfo_ip27 sn_cpu_info[NR_CPUS];
|
|
EXPORT_SYMBOL_GPL(sn_cpu_info);
|
|
|
|
extern void pcibr_setup(cnodeid_t);
|
|
|
|
extern void xtalk_probe_node(cnodeid_t nid);
|
|
|
|
static void __init per_hub_init(cnodeid_t cnode)
|
|
{
|
|
struct hub_data *hub = hub_data(cnode);
|
|
nasid_t nasid = COMPACT_TO_NASID_NODEID(cnode);
|
|
int i;
|
|
|
|
cpu_set(smp_processor_id(), hub->h_cpus);
|
|
|
|
if (test_and_set_bit(cnode, hub_init_mask))
|
|
return;
|
|
/*
|
|
* Set CRB timeout at 5ms, (< PI timeout of 10ms)
|
|
*/
|
|
REMOTE_HUB_S(nasid, IIO_ICTP, 0x800);
|
|
REMOTE_HUB_S(nasid, IIO_ICTO, 0xff);
|
|
|
|
hub_rtc_init(cnode);
|
|
xtalk_probe_node(cnode);
|
|
|
|
#ifdef CONFIG_REPLICATE_EXHANDLERS
|
|
/*
|
|
* If this is not a headless node initialization,
|
|
* copy over the caliased exception handlers.
|
|
*/
|
|
if (get_compact_nodeid() == cnode) {
|
|
extern char except_vec2_generic, except_vec3_generic;
|
|
extern void build_tlb_refill_handler(void);
|
|
|
|
memcpy((void *)(CKSEG0 + 0x100), &except_vec2_generic, 0x80);
|
|
memcpy((void *)(CKSEG0 + 0x180), &except_vec3_generic, 0x80);
|
|
build_tlb_refill_handler();
|
|
memcpy((void *)(CKSEG0 + 0x100), (void *) CKSEG0, 0x80);
|
|
memcpy((void *)(CKSEG0 + 0x180), &except_vec3_generic, 0x100);
|
|
__flush_cache_all();
|
|
}
|
|
#endif
|
|
|
|
/*
|
|
* Some interrupts are reserved by hardware or by software convention.
|
|
* Mark these as reserved right away so they won't be used accidently
|
|
* later.
|
|
*/
|
|
for (i = 0; i <= BASE_PCI_IRQ; i++) {
|
|
__set_bit(i, hub->irq_alloc_mask);
|
|
LOCAL_HUB_CLR_INTR(INT_PEND0_BASELVL + i);
|
|
}
|
|
|
|
__set_bit(IP_PEND0_6_63, hub->irq_alloc_mask);
|
|
LOCAL_HUB_S(PI_INT_PEND_MOD, IP_PEND0_6_63);
|
|
|
|
for (i = NI_BRDCAST_ERR_A; i <= MSC_PANIC_INTR; i++) {
|
|
__set_bit(i, hub->irq_alloc_mask);
|
|
LOCAL_HUB_CLR_INTR(INT_PEND1_BASELVL + i);
|
|
}
|
|
}
|
|
|
|
void __init per_cpu_init(void)
|
|
{
|
|
int cpu = smp_processor_id();
|
|
int slice = LOCAL_HUB_L(PI_CPU_NUM);
|
|
cnodeid_t cnode = get_compact_nodeid();
|
|
struct hub_data *hub = hub_data(cnode);
|
|
struct slice_data *si = hub->slice + slice;
|
|
int i;
|
|
|
|
if (test_and_set_bit(slice, &hub->slice_map))
|
|
return;
|
|
|
|
clear_c0_status(ST0_IM);
|
|
|
|
per_hub_init(cnode);
|
|
|
|
for (i = 0; i < LEVELS_PER_SLICE; i++)
|
|
si->level_to_irq[i] = -1;
|
|
|
|
/*
|
|
* We use this so we can find the local hub's data as fast as only
|
|
* possible.
|
|
*/
|
|
cpu_data[cpu].data = si;
|
|
|
|
cpu_time_init();
|
|
install_ipi();
|
|
|
|
/* Install our NMI handler if symmon hasn't installed one. */
|
|
install_cpu_nmi_handler(cputoslice(cpu));
|
|
|
|
set_c0_status(SRB_DEV0 | SRB_DEV1);
|
|
}
|
|
|
|
/*
|
|
* get_nasid() returns the physical node id number of the caller.
|
|
*/
|
|
nasid_t
|
|
get_nasid(void)
|
|
{
|
|
return (nasid_t)((LOCAL_HUB_L(NI_STATUS_REV_ID) & NSRI_NODEID_MASK)
|
|
>> NSRI_NODEID_SHFT);
|
|
}
|
|
|
|
/*
|
|
* Map the physical node id to a virtual node id (virtual node ids are contiguous).
|
|
*/
|
|
cnodeid_t get_compact_nodeid(void)
|
|
{
|
|
return NASID_TO_COMPACT_NODEID(get_nasid());
|
|
}
|
|
|
|
/* Extracted from the IOC3 meta driver. FIXME. */
|
|
static inline void ioc3_sio_init(void)
|
|
{
|
|
struct ioc3 *ioc3;
|
|
nasid_t nid;
|
|
long loops;
|
|
|
|
nid = get_nasid();
|
|
ioc3 = (struct ioc3 *) KL_CONFIG_CH_CONS_INFO(nid)->memory_base;
|
|
|
|
ioc3->sscr_a = 0; /* PIO mode for uarta. */
|
|
ioc3->sscr_b = 0; /* PIO mode for uartb. */
|
|
ioc3->sio_iec = ~0;
|
|
ioc3->sio_ies = (SIO_IR_SA_INT | SIO_IR_SB_INT);
|
|
|
|
loops=1000000; while(loops--);
|
|
ioc3->sregs.uarta.iu_fcr = 0;
|
|
ioc3->sregs.uartb.iu_fcr = 0;
|
|
loops=1000000; while(loops--);
|
|
}
|
|
|
|
static inline void ioc3_eth_init(void)
|
|
{
|
|
struct ioc3 *ioc3;
|
|
nasid_t nid;
|
|
|
|
nid = get_nasid();
|
|
ioc3 = (struct ioc3 *) KL_CONFIG_CH_CONS_INFO(nid)->memory_base;
|
|
|
|
ioc3->eier = 0;
|
|
}
|
|
|
|
extern void ip27_reboot_setup(void);
|
|
|
|
void __init plat_mem_setup(void)
|
|
{
|
|
hubreg_t p, e, n_mode;
|
|
nasid_t nid;
|
|
|
|
ip27_reboot_setup();
|
|
|
|
/*
|
|
* hub_rtc init and cpu clock intr enabled for later calibrate_delay.
|
|
*/
|
|
nid = get_nasid();
|
|
printk("IP27: Running on node %d.\n", nid);
|
|
|
|
p = LOCAL_HUB_L(PI_CPU_PRESENT_A) & 1;
|
|
e = LOCAL_HUB_L(PI_CPU_ENABLE_A) & 1;
|
|
printk("Node %d has %s primary CPU%s.\n", nid,
|
|
p ? "a" : "no",
|
|
e ? ", CPU is running" : "");
|
|
|
|
p = LOCAL_HUB_L(PI_CPU_PRESENT_B) & 1;
|
|
e = LOCAL_HUB_L(PI_CPU_ENABLE_B) & 1;
|
|
printk("Node %d has %s secondary CPU%s.\n", nid,
|
|
p ? "a" : "no",
|
|
e ? ", CPU is running" : "");
|
|
|
|
/*
|
|
* Try to catch kernel missconfigurations and give user an
|
|
* indication what option to select.
|
|
*/
|
|
n_mode = LOCAL_HUB_L(NI_STATUS_REV_ID) & NSRI_MORENODES_MASK;
|
|
printk("Machine is in %c mode.\n", n_mode ? 'N' : 'M');
|
|
#ifdef CONFIG_SGI_SN_N_MODE
|
|
if (!n_mode)
|
|
panic("Kernel compiled for M mode.");
|
|
#else
|
|
if (n_mode)
|
|
panic("Kernel compiled for N mode.");
|
|
#endif
|
|
|
|
ioc3_sio_init();
|
|
ioc3_eth_init();
|
|
per_cpu_init();
|
|
|
|
set_io_port_base(IO_BASE);
|
|
}
|