Thierry Reding 4ae12588e0 mmc: tegra: Mark 64-bit DMA broken on Tegra124 ... According to the TRM, the SD/MMC controller on Tegra124 supports 34-bit addressing, but testing shows that this doesn't work. On a device which has more than 2 GiB of RAM and LPAE enabled, buffer allocations can use addresses above the 32-bit boundary. One way to work around this would be to enable IOMMU physical to virtual address translations for the SD/MMC controllers, but that's not easy to implement without breaking existing use-cases. It's also not obvious why 34-bit addressing doesn't work as advertised. In order to fix this for existing users, add the SDHCI_QUIRK2_BROKEN_64_BIT_DMA quirk for now. Reported-by: Paul Kocialkowski <contact@paulk.fr> Acked-by: Stephen Warren <swarren@nvidia.com> Acked-by: Arnd Bergmann <arnd@arndb.de> Acked-by: Adrian Hunter <adrian.hunter@intel.com> Signed-off-by: Thierry Reding <treding@nvidia.com> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>		2016-09-26 21:31:23 +02:00
..
card	mmc: block: don't use CMD23 with very old MMC cards	2016-09-26 21:31:17 +02:00
core	mmc: sdio: deploy error handling instead of triggering BUG_ON	2016-09-26 21:31:15 +02:00
host	mmc: tegra: Mark 64-bit DMA broken on Tegra124	2016-09-26 21:31:23 +02:00
Kconfig
Makefile	mmc: sdhci-pci: add platform data	2012-01-11 23:58:47 -05:00