mirror of
https://github.com/torvalds/linux.git
synced 2024-12-14 23:25:54 +00:00
02b4e2756e
All ARMv5 and older CPUs invalidate their caches in the early assembly setup function, prior to enabling the MMU. This is because the L1 cache should not contain any data relevant to the execution of the kernel at this point; all data should have been flushed out to memory. This requirement should also be true for ARMv6 and ARMv7 CPUs - indeed, these typically do not search their caches when caching is disabled (as it needs to be when the MMU is disabled) so this change should be safe. ARMv7 allows there to be CPUs which search their caches while caching is disabled, and it's permitted that the cache is uninitialised at boot; for these, the architecture reference manual requires that an implementation specific code sequence is used immediately after reset to ensure that the cache is placed into a sane state. Such functionality is definitely outside the remit of the Linux kernel, and must be done by the SoC's firmware before _any_ CPU gets to the Linux kernel. Changing the data cache clean+invalidate to a mere invalidate allows us to get rid of a lot of platform specific hacks around this issue for their secondary CPU bringup paths - some of which were buggy. Reviewed-by: Florian Fainelli <f.fainelli@gmail.com> Tested-by: Florian Fainelli <f.fainelli@gmail.com> Tested-by: Heiko Stuebner <heiko@sntech.de> Tested-by: Dinh Nguyen <dinguyen@opensource.altera.com> Acked-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> Tested-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> Acked-by: Shawn Guo <shawn.guo@linaro.org> Tested-by: Thierry Reding <treding@nvidia.com> Acked-by: Thierry Reding <treding@nvidia.com> Tested-by: Geert Uytterhoeven <geert+renesas@glider.be> Tested-by: Michal Simek <michal.simek@xilinx.com> Tested-by: Wei Xu <xuwei5@hisilicon.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
48 lines
1.4 KiB
C
48 lines
1.4 KiB
C
#ifndef __ARCH_MACH_COMMON_H
|
|
#define __ARCH_MACH_COMMON_H
|
|
|
|
extern void shmobile_earlytimer_init(void);
|
|
extern void shmobile_init_delay(void);
|
|
struct twd_local_timer;
|
|
extern void shmobile_setup_console(void);
|
|
extern void shmobile_boot_vector(void);
|
|
extern unsigned long shmobile_boot_fn;
|
|
extern unsigned long shmobile_boot_arg;
|
|
extern unsigned long shmobile_boot_size;
|
|
extern void shmobile_smp_boot(void);
|
|
extern void shmobile_smp_sleep(void);
|
|
extern void shmobile_smp_hook(unsigned int cpu, unsigned long fn,
|
|
unsigned long arg);
|
|
extern int shmobile_smp_cpu_disable(unsigned int cpu);
|
|
extern void shmobile_boot_scu(void);
|
|
extern void shmobile_smp_scu_prepare_cpus(unsigned int max_cpus);
|
|
extern void shmobile_smp_scu_cpu_die(unsigned int cpu);
|
|
extern int shmobile_smp_scu_cpu_kill(unsigned int cpu);
|
|
struct clk;
|
|
extern int shmobile_clk_init(void);
|
|
extern struct platform_suspend_ops shmobile_suspend_ops;
|
|
|
|
#ifdef CONFIG_SUSPEND
|
|
int shmobile_suspend_init(void);
|
|
void shmobile_smp_apmu_suspend_init(void);
|
|
#else
|
|
static inline int shmobile_suspend_init(void) { return 0; }
|
|
static inline void shmobile_smp_apmu_suspend_init(void) { }
|
|
#endif
|
|
|
|
#ifdef CONFIG_CPU_FREQ
|
|
int shmobile_cpufreq_init(void);
|
|
#else
|
|
static inline int shmobile_cpufreq_init(void) { return 0; }
|
|
#endif
|
|
|
|
extern void __iomem *shmobile_scu_base;
|
|
|
|
static inline void __init shmobile_init_late(void)
|
|
{
|
|
shmobile_suspend_init();
|
|
shmobile_cpufreq_init();
|
|
}
|
|
|
|
#endif /* __ARCH_MACH_COMMON_H */
|