mirror of
https://github.com/torvalds/linux.git
synced 2024-12-26 12:52:30 +00:00
193c9d23a0
Align compatible strings for several IP blocks present on Tegra chips with the latest doctrine from the DT maintainers: http://marc.info/?l=devicetree&m=142255654213019&w=2 The primary objective here is to avoid checkpatch warnings, per: http://marc.info/?l=linux-tegra&m=142201349727836&w=2 DT binding text files have been updated for the following IP blocks: - PCIe - SOR - SoC timers - AHB "gizmo" - APB_MISC - pinmux control - UART - PWM - I2C - SPI - RTC - PMC - eFuse - AHCI - HDA - XUSB_PADCTRL - SDHCI - SOC_THERM - AHUB - I2S - EHCI - USB PHY N.B. The nvidia,tegra20-timer compatible string is removed from the nvidia,tegra30-timer.txt documentation file because it's already mentioned in the nvidia,tegra20-timer.txt documentation file. This second version takes into account the following requests from Rob Herring <robherring2@gmail.com>: - Per-IP block patches have been combined into a single patch - Explicit documentation about which compatible strings are actually matched by the driver has been removed. In its place is implicit documentation that loosely follows Rob's prescribed format: "Must contain '"nvidia,<chip>-pcie", "nvidia,tegra20-pcie"' where <chip> is tegra30, tegra132, ..." [...] "You should attempt to document known values of <chip> if you use it" Signed-off-by: Paul Walmsley <paul@pwsan.com> Cc: Alexandre Courbot <gnurou@gmail.com> Cc: Dylan Reid <dgreid@chromium.org> Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Cc: Hans de Goede <hdegoede@redhat.com> Cc: Ian Campbell <ijc+devicetree@hellion.org.uk> Cc: Jingchang Lu <jingchang.lu@freescale.com> Cc: John Crispin <blogic@openwrt.org> Cc: Kumar Gala <galak@codeaurora.org> Cc: Linus Walleij <linus.walleij@linaro.org> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Mikko Perttunen <mperttunen@nvidia.com> Cc: Murali Karicheri <m-karicheri2@ti.com> Cc: Paul Walmsley <pwalmsley@nvidia.com> Cc: Pawel Moll <pawel.moll@arm.com> Cc: Peter De Schrijver <pdeschrijver@nvidia.com> Cc: Peter Hurley <peter@hurleysoftware.com> Cc: Sean Paul <seanpaul@chromium.org> Cc: Stephen Warren <swarren@wwwdotorg.org> Cc: Takashi Iwai <tiwai@suse.de> Cc: Tejun Heo <tj@kernel.org> Cc: "Terje Bergström" <tbergstrom@nvidia.com> Cc: Thierry Reding <thierry.reding@gmail.com> Cc: Tuomas Tynkkynen <ttynkkynen@nvidia.com> Cc: Wolfram Sang <wsa@the-dreams.de> Cc: Zhang Rui <rui.zhang@intel.com> Cc: dri-devel@lists.freedesktop.org Cc: linux-i2c@vger.kernel.org Cc: linux-kernel@vger.kernel.org Cc: linux-pci@vger.kernel.org Cc: linux-pm@vger.kernel.org Cc: linux-pwm@vger.kernel.org Cc: linux-tegra@vger.kernel.org Acked-by: Eduardo Valentin <edubezval@gmail.com> Signed-off-by: Rob Herring <robh@kernel.org>
76 lines
3.3 KiB
Plaintext
76 lines
3.3 KiB
Plaintext
NVIDIA Tegra20/Tegra30/Tegra114 I2C controller driver.
|
|
|
|
Required properties:
|
|
- compatible : For Tegra20, must be one of "nvidia,tegra20-i2c-dvc" or
|
|
"nvidia,tegra20-i2c". For Tegra30, must be "nvidia,tegra30-i2c".
|
|
For Tegra114, must be "nvidia,tegra114-i2c". Otherwise, must be
|
|
"nvidia,<chip>-i2c", plus at least one of the above, where <chip> is
|
|
tegra124, tegra132, or tegra210.
|
|
Details of compatible are as follows:
|
|
nvidia,tegra20-i2c-dvc: Tegra20 has specific I2C controller called as DVC I2C
|
|
controller. This only support master mode of I2C communication. Register
|
|
interface/offset and interrupts handling are different than generic I2C
|
|
controller. Driver of DVC I2C controller is only compatible with
|
|
"nvidia,tegra20-i2c-dvc".
|
|
nvidia,tegra20-i2c: Tegra20 has 4 generic I2C controller. This can support
|
|
master and slave mode of I2C communication. The i2c-tegra driver only
|
|
support master mode of I2C communication. Driver of I2C controller is
|
|
only compatible with "nvidia,tegra20-i2c".
|
|
nvidia,tegra30-i2c: Tegra30 has 5 generic I2C controller. This controller is
|
|
very much similar to Tegra20 I2C controller with additional feature:
|
|
Continue Transfer Support. This feature helps to implement M_NO_START
|
|
as per I2C core API transfer flags. Driver of I2C controller is
|
|
compatible with "nvidia,tegra30-i2c" to enable the continue transfer
|
|
support. This is also compatible with "nvidia,tegra20-i2c" without
|
|
continue transfer support.
|
|
nvidia,tegra114-i2c: Tegra114 has 5 generic I2C controller. This controller is
|
|
very much similar to Tegra30 I2C controller with some hardware
|
|
modification:
|
|
- Tegra30/Tegra20 I2C controller has 2 clock source called div-clk and
|
|
fast-clk. Tegra114 has only one clock source called as div-clk and
|
|
hence clock mechanism is changed in I2C controller.
|
|
- Tegra30/Tegra20 I2C controller has enabled per packet transfer by
|
|
default and there is no way to disable it. Tegra114 has this
|
|
interrupt disable by default and SW need to enable explicitly.
|
|
Due to above changes, Tegra114 I2C driver makes incompatible with
|
|
previous hardware driver. Hence, tegra114 I2C controller is compatible
|
|
with "nvidia,tegra114-i2c".
|
|
- reg: Should contain I2C controller registers physical address and length.
|
|
- interrupts: Should contain I2C controller interrupts.
|
|
- address-cells: Address cells for I2C device address.
|
|
- size-cells: Size of the I2C device address.
|
|
- clocks: Must contain an entry for each entry in clock-names.
|
|
See ../clocks/clock-bindings.txt for details.
|
|
- clock-names: Must include the following entries:
|
|
Tegra20/Tegra30:
|
|
- div-clk
|
|
- fast-clk
|
|
Tegra114:
|
|
- div-clk
|
|
- resets: Must contain an entry for each entry in reset-names.
|
|
See ../reset/reset.txt for details.
|
|
- reset-names: Must include the following entries:
|
|
- i2c
|
|
- dmas: Must contain an entry for each entry in clock-names.
|
|
See ../dma/dma.txt for details.
|
|
- dma-names: Must include the following entries:
|
|
- rx
|
|
- tx
|
|
|
|
Example:
|
|
|
|
i2c@7000c000 {
|
|
compatible = "nvidia,tegra20-i2c";
|
|
reg = <0x7000c000 0x100>;
|
|
interrupts = <0 38 0x04>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&tegra_car 12>, <&tegra_car 124>;
|
|
clock-names = "div-clk", "fast-clk";
|
|
resets = <&tegra_car 12>;
|
|
reset-names = "i2c";
|
|
dmas = <&apbdma 16>, <&apbdma 16>;
|
|
dma-names = "rx", "tx";
|
|
status = "disabled";
|
|
};
|