mirror of
https://github.com/torvalds/linux.git
synced 2024-11-01 09:41:44 +00:00
5b9eda3313
There are two 64 MB outbound memory windows at bus addresses 0x80000000..0x83ffffff and 0x84000000..0x87ffffff for PCI memory. Currently, on iop32x, only the lower window is available for allocations, limiting the available space to 64 MB. On iop33x the full 128 MB can be allocated, but the translation value is wrong for the upper window. The patch enables the full 128 MB space on iop32x and corrects the initialization of OMWTVR1. Redundant definitions are deleted. Tested using a Thecus N2100 board with a graphics adapter in the expansion slot. Both windows are in use: 00:05.0 VGA compatible controller: XGI Technology Inc. (eXtreme Graphics Innovation) Volari Z7 (prog-if 00 [VGA controller]) [...] Region 0: Memory at 80000000 (32-bit, prefetchable) [size=64M] Region 1: Memory at 84080000 (32-bit, non-prefetchable) [size=256K] Signed-off-by: Aaro Koskinen <aaro.koskinen@iki.fi> Cc: Lennert Buytenhek <kernel@wantstofly.org> Signed-off-by: Dan Williams <dan.j.williams@intel.com>
42 lines
1.2 KiB
C
42 lines
1.2 KiB
C
/*
|
|
* arch/arm/mach-iop33x/include/mach/iop33x.h
|
|
*
|
|
* Intel IOP33X Chip definitions
|
|
*
|
|
* Author: Dave Jiang (dave.jiang@intel.com)
|
|
* Copyright (C) 2003, 2004 Intel Corp.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __IOP33X_H
|
|
#define __IOP33X_H
|
|
|
|
/*
|
|
* Peripherals that are shared between the iop32x and iop33x but
|
|
* located at different addresses.
|
|
*/
|
|
#define IOP3XX_GPIO_REG(reg) (IOP3XX_PERIPHERAL_VIRT_BASE + 0x1780 + (reg))
|
|
#define IOP3XX_TIMER_REG(reg) (IOP3XX_PERIPHERAL_VIRT_BASE + 0x07d0 + (reg))
|
|
|
|
#include <asm/hardware/iop3xx.h>
|
|
|
|
/* UARTs */
|
|
#define IOP33X_UART0_PHYS (IOP3XX_PERIPHERAL_PHYS_BASE + 0x1700)
|
|
#define IOP33X_UART0_VIRT (IOP3XX_PERIPHERAL_VIRT_BASE + 0x1700)
|
|
#define IOP33X_UART1_PHYS (IOP3XX_PERIPHERAL_PHYS_BASE + 0x1740)
|
|
#define IOP33X_UART1_VIRT (IOP3XX_PERIPHERAL_VIRT_BASE + 0x1740)
|
|
|
|
/* ATU Parameters
|
|
* set up a 1:1 bus to physical ram relationship
|
|
* w/ pci on top of physical ram in memory map
|
|
*/
|
|
#define IOP33X_MAX_RAM_SIZE 0x80000000UL
|
|
#define IOP3XX_MAX_RAM_SIZE IOP33X_MAX_RAM_SIZE
|
|
#define IOP3XX_PCI_LOWER_MEM_BA (PHYS_OFFSET + IOP33X_MAX_RAM_SIZE)
|
|
|
|
|
|
#endif
|