mirror of
https://github.com/torvalds/linux.git
synced 2024-12-28 13:51:44 +00:00
3f9e986e2f
The LIMIT_TRANSFERSIZE, PSEUDO_DMA, PARITY and UNSAFE options are all documented in the core drivers where they are used. The same goes for the chip databook reference. Remove the duplicate comments. Signed-off-by: Finn Thain <fthain@telegraphics.com.au> Reviewed-by: Hannes Reinecke <hare@suse.de> Signed-off-by: Christoph Hellwig <hch@lst.de>
112 lines
2.6 KiB
C
112 lines
2.6 KiB
C
/*
|
|
* Generic Generic NCR5380 driver defines
|
|
*
|
|
* Copyright 1993, Drew Eckhardt
|
|
* Visionary Computing
|
|
* (Unix and Linux consulting and custom programming)
|
|
* drew@colorado.edu
|
|
* +1 (303) 440-4894
|
|
*
|
|
* NCR53C400 extensions (c) 1994,1995,1996, Kevin Lentin
|
|
* K.Lentin@cs.monash.edu.au
|
|
*
|
|
* ALPHA RELEASE 1.
|
|
*/
|
|
|
|
#ifndef GENERIC_NCR5380_H
|
|
#define GENERIC_NCR5380_H
|
|
|
|
|
|
#define GENERIC_NCR5380_PUBLIC_RELEASE 1
|
|
|
|
#ifdef NCR53C400
|
|
#define BIOSPARAM
|
|
#define NCR5380_BIOSPARAM generic_NCR5380_biosparam
|
|
#else
|
|
#define NCR5380_BIOSPARAM NULL
|
|
#endif
|
|
|
|
#ifndef ASM
|
|
|
|
#ifndef CMD_PER_LUN
|
|
#define CMD_PER_LUN 2
|
|
#endif
|
|
|
|
#ifndef CAN_QUEUE
|
|
#define CAN_QUEUE 16
|
|
#endif
|
|
|
|
#define __STRVAL(x) #x
|
|
#define STRVAL(x) __STRVAL(x)
|
|
|
|
#ifndef SCSI_G_NCR5380_MEM
|
|
|
|
#define NCR5380_map_config port
|
|
#define NCR5380_map_type int
|
|
#define NCR5380_map_name port
|
|
#define NCR5380_instance_name io_port
|
|
#define NCR53C400_register_offset 0
|
|
#define NCR53C400_address_adjust 8
|
|
|
|
#ifdef NCR53C400
|
|
#define NCR5380_region_size 16
|
|
#else
|
|
#define NCR5380_region_size 8
|
|
#endif
|
|
|
|
#define NCR5380_read(reg) (inb(NCR5380_map_name + (reg)))
|
|
#define NCR5380_write(reg, value) (outb((value), (NCR5380_map_name + (reg))))
|
|
|
|
#define NCR5380_implementation_fields \
|
|
NCR5380_map_type NCR5380_map_name
|
|
|
|
#define NCR5380_local_declare() \
|
|
register NCR5380_implementation_fields
|
|
|
|
#define NCR5380_setup(instance) \
|
|
NCR5380_map_name = (NCR5380_map_type)((instance)->NCR5380_instance_name)
|
|
|
|
#else
|
|
/* therefore SCSI_G_NCR5380_MEM */
|
|
|
|
#define NCR5380_map_config memory
|
|
#define NCR5380_map_type unsigned long
|
|
#define NCR5380_map_name base
|
|
#define NCR5380_instance_name base
|
|
#define NCR53C400_register_offset 0x108
|
|
#define NCR53C400_address_adjust 0
|
|
#define NCR53C400_mem_base 0x3880
|
|
#define NCR53C400_host_buffer 0x3900
|
|
#define NCR5380_region_size 0x3a00
|
|
|
|
#define NCR5380_read(reg) readb(iomem + NCR53C400_mem_base + (reg))
|
|
#define NCR5380_write(reg, value) writeb(value, iomem + NCR53C400_mem_base + (reg))
|
|
|
|
#define NCR5380_implementation_fields \
|
|
NCR5380_map_type NCR5380_map_name; \
|
|
void __iomem *iomem;
|
|
|
|
#define NCR5380_local_declare() \
|
|
register void __iomem *iomem
|
|
|
|
#define NCR5380_setup(instance) \
|
|
iomem = (((struct NCR5380_hostdata *)(instance)->hostdata)->iomem)
|
|
|
|
#endif
|
|
|
|
#define NCR5380_intr generic_NCR5380_intr
|
|
#define NCR5380_queue_command generic_NCR5380_queue_command
|
|
#define NCR5380_abort generic_NCR5380_abort
|
|
#define NCR5380_bus_reset generic_NCR5380_bus_reset
|
|
#define NCR5380_pread generic_NCR5380_pread
|
|
#define NCR5380_pwrite generic_NCR5380_pwrite
|
|
|
|
#define BOARD_NCR5380 0
|
|
#define BOARD_NCR53C400 1
|
|
#define BOARD_NCR53C400A 2
|
|
#define BOARD_DTC3181E 3
|
|
|
|
#endif /* ndef ASM */
|
|
#endif /* GENERIC_NCR5380_H */
|
|
|