mirror of
https://github.com/torvalds/linux.git
synced 2024-12-03 09:31:26 +00:00
9567b349f7
* Merge ->atapi_{in,out}put_bytes and ->ata_{in,out}put_data methods
into new ->{in,out}put_data methods which take number of bytes to
transfer as an argument and always do padding.
While at it:
* Use 'hwif' or 'drive->hwif' instead of 'HWIF(drive)'.
There should be no functional changes caused by this patch (all users
of ->ata_{in,out}put_data methods were using multiply-of-4 word counts).
Signed-off-by: Bartlomiej Zolnierkiewicz <bzolnier@gmail.com>
162 lines
3.8 KiB
C
162 lines
3.8 KiB
C
/*
|
|
* Q40 I/O port IDE Driver
|
|
*
|
|
* (c) Richard Zidlicky
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file COPYING in the main directory of this archive for
|
|
* more details.
|
|
*
|
|
*
|
|
*/
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/mm.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/blkdev.h>
|
|
#include <linux/hdreg.h>
|
|
|
|
#include <linux/ide.h>
|
|
|
|
/*
|
|
* Bases of the IDE interfaces
|
|
*/
|
|
|
|
#define Q40IDE_NUM_HWIFS 2
|
|
|
|
#define PCIDE_BASE1 0x1f0
|
|
#define PCIDE_BASE2 0x170
|
|
#define PCIDE_BASE3 0x1e8
|
|
#define PCIDE_BASE4 0x168
|
|
#define PCIDE_BASE5 0x1e0
|
|
#define PCIDE_BASE6 0x160
|
|
|
|
static const unsigned long pcide_bases[Q40IDE_NUM_HWIFS] = {
|
|
PCIDE_BASE1, PCIDE_BASE2, /* PCIDE_BASE3, PCIDE_BASE4 , PCIDE_BASE5,
|
|
PCIDE_BASE6 */
|
|
};
|
|
|
|
static int q40ide_default_irq(unsigned long base)
|
|
{
|
|
switch (base) {
|
|
case 0x1f0: return 14;
|
|
case 0x170: return 15;
|
|
case 0x1e8: return 11;
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
|
|
/*
|
|
* Addresses are pretranslated for Q40 ISA access.
|
|
*/
|
|
static void q40_ide_setup_ports(hw_regs_t *hw, unsigned long base,
|
|
ide_ack_intr_t *ack_intr,
|
|
int irq)
|
|
{
|
|
memset(hw, 0, sizeof(hw_regs_t));
|
|
/* BIG FAT WARNING:
|
|
assumption: only DATA port is ever used in 16 bit mode */
|
|
hw->io_ports.data_addr = Q40_ISA_IO_W(base);
|
|
hw->io_ports.error_addr = Q40_ISA_IO_B(base + 1);
|
|
hw->io_ports.nsect_addr = Q40_ISA_IO_B(base + 2);
|
|
hw->io_ports.lbal_addr = Q40_ISA_IO_B(base + 3);
|
|
hw->io_ports.lbam_addr = Q40_ISA_IO_B(base + 4);
|
|
hw->io_ports.lbah_addr = Q40_ISA_IO_B(base + 5);
|
|
hw->io_ports.device_addr = Q40_ISA_IO_B(base + 6);
|
|
hw->io_ports.status_addr = Q40_ISA_IO_B(base + 7);
|
|
hw->io_ports.ctl_addr = Q40_ISA_IO_B(base + 0x206);
|
|
|
|
hw->irq = irq;
|
|
hw->ack_intr = ack_intr;
|
|
}
|
|
|
|
static void q40ide_input_data(ide_drive_t *drive, struct request *rq,
|
|
void *buf, unsigned int len)
|
|
{
|
|
unsigned long data_addr = drive->hwif->io_ports.data_addr;
|
|
|
|
if (drive->media == ide_disk && rq && rq->cmd_type == REQ_TYPE_FS)
|
|
return insw(data_addr, buf, (len + 1) / 2);
|
|
|
|
insw_swapw(data_addr, buf, (len + 1) / 2);
|
|
}
|
|
|
|
static void q40ide_output_data(ide_drive_t *drive, struct request *rq,
|
|
void *buf, unsigned int len)
|
|
{
|
|
unsigned long data_addr = drive->hwif->io_ports.data_addr;
|
|
|
|
if (drive->media == ide_disk && rq && rq->cmd_type == REQ_TYPE_FS)
|
|
return outsw(data_addr, buf, (len + 1) / 2);
|
|
|
|
outsw_swapw(data_addr, buf, (len + 1) / 2);
|
|
}
|
|
|
|
/*
|
|
* the static array is needed to have the name reported in /proc/ioports,
|
|
* hwif->name unfortunately isn't available yet
|
|
*/
|
|
static const char *q40_ide_names[Q40IDE_NUM_HWIFS]={
|
|
"ide0", "ide1"
|
|
};
|
|
|
|
/*
|
|
* Probe for Q40 IDE interfaces
|
|
*/
|
|
|
|
static int __init q40ide_init(void)
|
|
{
|
|
int i;
|
|
ide_hwif_t *hwif;
|
|
const char *name;
|
|
u8 idx[4] = { 0xff, 0xff, 0xff, 0xff };
|
|
|
|
if (!MACH_IS_Q40)
|
|
return -ENODEV;
|
|
|
|
printk(KERN_INFO "ide: Q40 IDE controller\n");
|
|
|
|
for (i = 0; i < Q40IDE_NUM_HWIFS; i++) {
|
|
hw_regs_t hw;
|
|
|
|
name = q40_ide_names[i];
|
|
if (!request_region(pcide_bases[i], 8, name)) {
|
|
printk("could not reserve ports %lx-%lx for %s\n",
|
|
pcide_bases[i],pcide_bases[i]+8,name);
|
|
continue;
|
|
}
|
|
if (!request_region(pcide_bases[i]+0x206, 1, name)) {
|
|
printk("could not reserve port %lx for %s\n",
|
|
pcide_bases[i]+0x206,name);
|
|
release_region(pcide_bases[i], 8);
|
|
continue;
|
|
}
|
|
q40_ide_setup_ports(&hw, pcide_bases[i],
|
|
NULL,
|
|
// m68kide_iops,
|
|
q40ide_default_irq(pcide_bases[i]));
|
|
|
|
hwif = ide_find_port();
|
|
if (hwif) {
|
|
ide_init_port_data(hwif, hwif->index);
|
|
ide_init_port_hw(hwif, &hw);
|
|
|
|
/* Q40 has a byte-swapped IDE interface */
|
|
hwif->input_data = q40ide_input_data;
|
|
hwif->output_data = q40ide_output_data;
|
|
|
|
idx[i] = hwif->index;
|
|
}
|
|
}
|
|
|
|
ide_device_add(idx, NULL);
|
|
|
|
return 0;
|
|
}
|
|
|
|
module_init(q40ide_init);
|
|
|
|
MODULE_LICENSE("GPL");
|