Swapnil Jakhade 637feefb8a dt-bindings: phy: cadence-sierra: Add clock ID for derived reference clock ... Add clock ID for Sierra derived reference clock. Signed-off-by: Swapnil Jakhade <sjakhade@cadence.com> Acked-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20211223060137.9252-15-sjakhade@cadence.com Signed-off-by: Vinod Koul <vkoul@kernel.org>		2021-12-27 16:35:09 +05:30
..
phy-am654-serdes.h
phy-cadence.h	dt-bindings: phy: cadence-sierra: Add clock ID for derived reference clock	2021-12-27 16:35:09 +05:30
phy-imx8-pcie.h	dt-bindings: phy: phy-imx8-pcie: Add binding for the pad modes of imx8 pcie phy	2021-12-14 20:02:32 +05:30
phy-lan966x-serdes.h	dt-bindings: phy: Add constants for lan966x serdes	2021-11-23 13:09:08 +05:30
phy-lantiq-vrx200-pcie.h	dt-bindings: phy: add binding for the Lantiq VRX200 and ARX300 PCIe PHYs	2019-08-23 09:40:46 +05:30
phy-ocelot-serdes.h
phy-pistachio-usb.h	treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 422	2019-06-05 17:37:15 +02:00
phy-qcom-qusb2.h
phy-ti.h	dt-bindings: phy: ti,phy-j721e-wiz: Add bindings for AM64 SERDES Wrapper	2021-03-17 12:02:40 +05:30
phy.h	dt-bindings: msm: dsi: document phy-type property for 7nm dsi phy	2021-08-07 11:48:37 -07:00