mirror of
https://github.com/torvalds/linux.git
synced 2024-12-05 02:23:16 +00:00
cdcce47cb3
In preparation for passing around the Register Block Indicator (RBI) as a parameter, it is desirable to convert the type to an enum so that the interface can use a well defined parameter. Signed-off-by: Ben Widawsky <ben.widawsky@intel.com> [djbw: changelog fixups ] Link: https://lore.kernel.org/r/163379784199.692348.4366131432595112771.stgit@dwillia2-desk3.amr.corp.intel.com Signed-off-by: Dan Williams <dan.j.williams@intel.com>
35 lines
875 B
C
35 lines
875 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/* Copyright(c) 2020 Intel Corporation. All rights reserved. */
|
|
#ifndef __CXL_PCI_H__
|
|
#define __CXL_PCI_H__
|
|
|
|
#define CXL_MEMORY_PROGIF 0x10
|
|
|
|
/*
|
|
* See section 8.1 Configuration Space Registers in the CXL 2.0
|
|
* Specification
|
|
*/
|
|
#define PCI_DVSEC_HEADER1_LENGTH_MASK GENMASK(31, 20)
|
|
#define PCI_DVSEC_VENDOR_ID_CXL 0x1E98
|
|
#define PCI_DVSEC_ID_CXL 0x0
|
|
|
|
#define PCI_DVSEC_ID_CXL_REGLOC_DVSEC_ID 0x8
|
|
#define PCI_DVSEC_ID_CXL_REGLOC_BLOCK1_OFFSET 0xC
|
|
|
|
/* BAR Indicator Register (BIR) */
|
|
#define CXL_REGLOC_BIR_MASK GENMASK(2, 0)
|
|
|
|
/* Register Block Identifier (RBI) */
|
|
enum cxl_regloc_type {
|
|
CXL_REGLOC_RBI_EMPTY = 0,
|
|
CXL_REGLOC_RBI_COMPONENT,
|
|
CXL_REGLOC_RBI_VIRT,
|
|
CXL_REGLOC_RBI_MEMDEV,
|
|
CXL_REGLOC_RBI_TYPES
|
|
};
|
|
|
|
#define CXL_REGLOC_RBI_MASK GENMASK(15, 8)
|
|
#define CXL_REGLOC_ADDR_MASK GENMASK(31, 16)
|
|
|
|
#endif /* __CXL_PCI_H__ */
|