mirror of
https://github.com/torvalds/linux.git
synced 2024-12-05 18:41:23 +00:00
3054a55c5d
Add a driver to control the clock divider found in the sample clock generator of the axg audio clock controller. The sclk divider accumulates specific features which make the generic divider unsuitable to control it: - zero based divider (div = val + 1), but zero value gates the clock, so minimum divider value is 2. - lrclk variant may adjust the duty cycle depending the divider value and the 'hi' value. Acked-by: Neil Armstrong <narmstrong@baylibre.com> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
13 lines
505 B
Makefile
13 lines
505 B
Makefile
#
|
|
# Makefile for Meson specific clk
|
|
#
|
|
|
|
obj-$(CONFIG_COMMON_CLK_AMLOGIC) += clk-pll.o clk-mpll.o clk-audio-divider.o
|
|
obj-$(CONFIG_COMMON_CLK_AMLOGIC) += clk-phase.o
|
|
obj-$(CONFIG_COMMON_CLK_AMLOGIC_AUDIO) += clk-triphase.o sclk-div.o
|
|
obj-$(CONFIG_COMMON_CLK_MESON_AO) += meson-aoclk.o
|
|
obj-$(CONFIG_COMMON_CLK_MESON8B) += meson8b.o
|
|
obj-$(CONFIG_COMMON_CLK_GXBB) += gxbb.o gxbb-aoclk.o gxbb-aoclk-32k.o
|
|
obj-$(CONFIG_COMMON_CLK_AXG) += axg.o axg-aoclk.o
|
|
obj-$(CONFIG_COMMON_CLK_REGMAP_MESON) += clk-regmap.o
|