mirror of
https://github.com/torvalds/linux.git
synced 2024-12-18 17:12:55 +00:00
2d24b532f9
These changes based on work by Steven King <sfking@fdwdc.com> to support the i2c hardware modules on ColdFire SoC family devices. This is the per SoC hardware support. Contains a common platform device setup. Each of the SoC family members tends to have some minor local setup required to initialize the module. But all ColdFire family members use the same i2c hardware module. This i2c hardware module is the same as used in the Freescale iMX ARM based family of SoC devices. Steven's original patches were based on using a new and different i2c-coldfire.c driver. But this is not neccessary as we can use the existing Linux i2c-imx.c driver with no change required to it. And this patch is now based on using the existing i2c-imx driver. This patch only contains the ColdFire platform changes. Signed-off-by: Greg Ungerer <gerg@uclinux.org> Tested-by: Angelo Dureghello <angelo@sysam.it>
156 lines
4.0 KiB
C
156 lines
4.0 KiB
C
/***************************************************************************/
|
|
|
|
/*
|
|
* m527x.c -- platform support for ColdFire 527x based boards
|
|
*
|
|
* Sub-architcture dependent initialization code for the Freescale
|
|
* 5270/5271 and 5274/5275 CPUs.
|
|
*
|
|
* Copyright (C) 1999-2004, Greg Ungerer (gerg@snapgear.com)
|
|
* Copyright (C) 2001-2004, SnapGear Inc. (www.snapgear.com)
|
|
*/
|
|
|
|
/***************************************************************************/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/param.h>
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
#include <asm/machdep.h>
|
|
#include <asm/coldfire.h>
|
|
#include <asm/mcfsim.h>
|
|
#include <asm/mcfuart.h>
|
|
#include <asm/mcfclk.h>
|
|
|
|
/***************************************************************************/
|
|
|
|
DEFINE_CLK(pll, "pll.0", MCF_CLK);
|
|
DEFINE_CLK(sys, "sys.0", MCF_BUSCLK);
|
|
DEFINE_CLK(mcfpit0, "mcfpit.0", MCF_CLK);
|
|
DEFINE_CLK(mcfpit1, "mcfpit.1", MCF_CLK);
|
|
DEFINE_CLK(mcfpit2, "mcfpit.2", MCF_CLK);
|
|
DEFINE_CLK(mcfpit3, "mcfpit.3", MCF_CLK);
|
|
DEFINE_CLK(mcfuart0, "mcfuart.0", MCF_BUSCLK);
|
|
DEFINE_CLK(mcfuart1, "mcfuart.1", MCF_BUSCLK);
|
|
DEFINE_CLK(mcfuart2, "mcfuart.2", MCF_BUSCLK);
|
|
DEFINE_CLK(mcfqspi0, "mcfqspi.0", MCF_BUSCLK);
|
|
DEFINE_CLK(fec0, "fec.0", MCF_BUSCLK);
|
|
DEFINE_CLK(fec1, "fec.1", MCF_BUSCLK);
|
|
DEFINE_CLK(mcfi2c0, "imx1-i2c.0", MCF_BUSCLK);
|
|
|
|
struct clk *mcf_clks[] = {
|
|
&clk_pll,
|
|
&clk_sys,
|
|
&clk_mcfpit0,
|
|
&clk_mcfpit1,
|
|
&clk_mcfpit2,
|
|
&clk_mcfpit3,
|
|
&clk_mcfuart0,
|
|
&clk_mcfuart1,
|
|
&clk_mcfuart2,
|
|
&clk_mcfqspi0,
|
|
&clk_fec0,
|
|
&clk_fec1,
|
|
&clk_mcfi2c0,
|
|
NULL
|
|
};
|
|
|
|
/***************************************************************************/
|
|
|
|
static void __init m527x_qspi_init(void)
|
|
{
|
|
#if IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI)
|
|
#if defined(CONFIG_M5271)
|
|
u16 par;
|
|
|
|
/* setup QSPS pins for QSPI with gpio CS control */
|
|
writeb(0x1f, MCFGPIO_PAR_QSPI);
|
|
/* and CS2 & CS3 as gpio */
|
|
par = readw(MCFGPIO_PAR_TIMER);
|
|
par &= 0x3f3f;
|
|
writew(par, MCFGPIO_PAR_TIMER);
|
|
#elif defined(CONFIG_M5275)
|
|
/* setup QSPS pins for QSPI with gpio CS control */
|
|
writew(0x003e, MCFGPIO_PAR_QSPI);
|
|
#endif
|
|
#endif /* IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI) */
|
|
}
|
|
|
|
/***************************************************************************/
|
|
|
|
static void __init m527x_i2c_init(void)
|
|
{
|
|
#if IS_ENABLED(CONFIG_I2C_IMX)
|
|
#if defined(CONFIG_M5271)
|
|
u8 par;
|
|
|
|
/* setup Port FECI2C Pin Assignment Register for I2C */
|
|
/* set PAR_SCL to SCL and PAR_SDA to SDA */
|
|
par = readb(MCFGPIO_PAR_FECI2C);
|
|
par |= 0x0f;
|
|
writeb(par, MCFGPIO_PAR_FECI2C);
|
|
#elif defined(CONFIG_M5275)
|
|
u16 par;
|
|
|
|
/* setup Port FECI2C Pin Assignment Register for I2C */
|
|
/* set PAR_SCL to SCL and PAR_SDA to SDA */
|
|
par = readw(MCFGPIO_PAR_FECI2C);
|
|
par |= 0x0f;
|
|
writew(par, MCFGPIO_PAR_FECI2C);
|
|
#endif
|
|
#endif /* IS_ENABLED(CONFIG_I2C_IMX) */
|
|
}
|
|
|
|
/***************************************************************************/
|
|
|
|
static void __init m527x_uarts_init(void)
|
|
{
|
|
u16 sepmask;
|
|
|
|
/*
|
|
* External Pin Mask Setting & Enable External Pin for Interface
|
|
*/
|
|
sepmask = readw(MCFGPIO_PAR_UART);
|
|
sepmask |= UART0_ENABLE_MASK | UART1_ENABLE_MASK | UART2_ENABLE_MASK;
|
|
writew(sepmask, MCFGPIO_PAR_UART);
|
|
}
|
|
|
|
/***************************************************************************/
|
|
|
|
static void __init m527x_fec_init(void)
|
|
{
|
|
u8 v;
|
|
|
|
/* Set multi-function pins to ethernet mode for fec0 */
|
|
#if defined(CONFIG_M5271)
|
|
v = readb(MCFGPIO_PAR_FECI2C);
|
|
writeb(v | 0xf0, MCFGPIO_PAR_FECI2C);
|
|
#else
|
|
u16 par;
|
|
|
|
par = readw(MCFGPIO_PAR_FECI2C);
|
|
writew(par | 0xf00, MCFGPIO_PAR_FECI2C);
|
|
v = readb(MCFGPIO_PAR_FEC0HL);
|
|
writeb(v | 0xc0, MCFGPIO_PAR_FEC0HL);
|
|
|
|
/* Set multi-function pins to ethernet mode for fec1 */
|
|
par = readw(MCFGPIO_PAR_FECI2C);
|
|
writew(par | 0xa0, MCFGPIO_PAR_FECI2C);
|
|
v = readb(MCFGPIO_PAR_FEC1HL);
|
|
writeb(v | 0xc0, MCFGPIO_PAR_FEC1HL);
|
|
#endif
|
|
}
|
|
|
|
/***************************************************************************/
|
|
|
|
void __init config_BSP(char *commandp, int size)
|
|
{
|
|
mach_sched_init = hw_timer_init;
|
|
m527x_uarts_init();
|
|
m527x_fec_init();
|
|
m527x_qspi_init();
|
|
m527x_i2c_init();
|
|
}
|
|
|
|
/***************************************************************************/
|