mirror of
https://github.com/torvalds/linux.git
synced 2024-12-06 11:01:43 +00:00
37291f60d0
TX_PROT_BUS_WIDTH and RX_PROT_BUS_WIDTH are single registers with
separate bit fields for each lane. The code in xpsgtr_phy_init_sgmii was
not preserving the existing register value for other lanes, so enabling
the PHY in SGMII mode on one lane zeroed out the settings for all other
lanes, causing other PS-GTR peripherals such as USB3 to malfunction.
Use xpsgtr_clr_set to only manipulate the desired bits in the register.
Fixes:
|
||
---|---|---|
.. | ||
Kconfig | ||
Makefile | ||
phy-zynqmp.c |