mirror of
https://github.com/torvalds/linux.git
synced 2024-12-27 05:11:48 +00:00
b274776c54
A large number of cleanups, all over the platforms. This is dominated largely by the Samsung platforms (s3c, s5p, exynos) and a few of the others moving code out of arch/arm into more appropriate subsystems. The clocksource and irqchip drivers are now abstracted to the point where platforms that are already cleaned up do not need to even specify the driver they use, it can all get configured from the device tree as we do for normal device drivers. The clocksource changes basically touch every single platform in the process. We further clean up the use of platform specific header files here, with the goal of turning more of the platforms over to being "multiplatform" enabled, which implies that they cannot expose their headers to architecture independent code any more. It is expected that no functional changes are part of the cleanup. The overall reduction in total code lines is mostly the result of removing broken and obsolete code. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.12 (GNU/Linux) iQIVAwUAUSUyKmCrR//JCVInAQIN8RAAnb/uPytmlMjn5yCksF4Mvb/FVbn/TVwz KRIGpCHOzyKK1q7pM8NRUVWfjW2SZqbXJFqx6zBGKSlDPvFTOhsLyyupU+Tnyu5W IX4eIUBwb+a6H7XDHw0X2YI8uHzi5RNLhne0A1QyDKcnuHs1LDAttXnJHaK4Ap6Y NN2YFt3l3ld7DXWXJtMsw5v8lC10aeIFGTvXefaPDAdeMLivmI57qEUMDXknNr7W Odz/Rc0/cw3BNBVl/zNHA0jw7FOjKAymCYYNUa4xDCJEr+JnIRTqizd0N/YIIC7x aA2xjJ3oKUFyF51yiJE6nFuTyJznhwtehc+uiMOSIkjrPLym52LEHmd7G5Yqlmjz oiei09qBb870q3lGxwfht9iaeIwYgQFYGfD0yW5QWArCO5pxhtCPLPH7YZNZtcQd ZJRSGGqT/ljBz3bm0K9OLESeeTTN7+Nxvtpiz/CD+Piegz0gWJzDYJRTzkJ3UWpA WTVhVQdWUeX2JrNkgM7Z3Tu8iXOe+LIEs7kVXGJZSREmIIZiRvR36UrODZtAkp9I 7YQ+srX/uaR832pgK0RrHK0zY0psU6MmIvhYxJZFbx7keiPA9eH6drb0x7tGqcUD FzEUzvcZvyqppndfBi+R60H/YKAhJDEXdwxzo6dyCpPQaW1T9GnzIqXuE1zin+Aw X7Y8YywMbHI= =DvgJ -----END PGP SIGNATURE----- Merge tag 'cleanup' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc Pull ARM SoC cleanups from Arnd Bergmann: "A large number of cleanups, all over the platforms. This is dominated largely by the Samsung platforms (s3c, s5p, exynos) and a few of the others moving code out of arch/arm into more appropriate subsystems. The clocksource and irqchip drivers are now abstracted to the point where platforms that are already cleaned up do not need to even specify the driver they use, it can all get configured from the device tree as we do for normal device drivers. The clocksource changes basically touch every single platform in the process. We further clean up the use of platform specific header files here, with the goal of turning more of the platforms over to being "multiplatform" enabled, which implies that they cannot expose their headers to architecture independent code any more. It is expected that no functional changes are part of the cleanup. The overall reduction in total code lines is mostly the result of removing broken and obsolete code." * tag 'cleanup' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (133 commits) ARM: mvebu: correct gated clock documentation ARM: kirkwood: add missing include for nsa310 ARM: exynos: move exynos4210-combiner to drivers/irqchip mfd: db8500-prcmu: update resource passing drivers/db8500-cpufreq: delete dangling include ARM: at91: remove NEOCORE 926 board sunxi: Cleanup the reset code and add meaningful registers defines ARM: S3C24XX: header mach/regs-mem.h local ARM: S3C24XX: header mach/regs-power.h local ARM: S3C24XX: header mach/regs-s3c2412-mem.h local ARM: S3C24XX: Remove plat-s3c24xx directory in arch/arm/ ARM: S3C24XX: transform s3c2443 subirqs into new structure ARM: S3C24XX: modify s3c2443 irq init to initialize all irqs ARM: S3C24XX: move s3c2443 irq code to irq.c ARM: S3C24XX: transform s3c2416 irqs into new structure ARM: S3C24XX: modify s3c2416 irq init to initialize all irqs ARM: S3C24XX: move s3c2416 irq init to common irq code ARM: S3C24XX: Modify s3c_irq_wake to use the hwirq property ARM: S3C24XX: Move irq syscore-ops to irq-pm clocksource: always define CLOCKSOURCE_OF_DECLARE ...
349 lines
10 KiB
C
349 lines
10 KiB
C
/*
|
|
* Copyright (C) 2008-2009 ST-Ericsson SA
|
|
*
|
|
* Author: Srinidhi KASAGAR <srinidhi.kasagar@stericsson.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2, as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
*/
|
|
#include <linux/types.h>
|
|
#include <linux/init.h>
|
|
#include <linux/device.h>
|
|
#include <linux/amba/bus.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/io.h>
|
|
#include <linux/mfd/abx500/ab8500.h>
|
|
#include <linux/mfd/dbx500-prcmu.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/regulator/machine.h>
|
|
#include <linux/platform_data/pinctrl-nomadik.h>
|
|
#include <linux/random.h>
|
|
|
|
#include <asm/pmu.h>
|
|
#include <asm/mach/map.h>
|
|
#include <asm/mach/arch.h>
|
|
|
|
#include <mach/hardware.h>
|
|
#include <mach/setup.h>
|
|
#include <mach/devices.h>
|
|
#include <mach/db8500-regs.h>
|
|
#include <mach/irqs.h>
|
|
|
|
#include "devices-db8500.h"
|
|
#include "ste-dma40-db8500.h"
|
|
|
|
#include "board-mop500.h"
|
|
#include "id.h"
|
|
|
|
/* minimum static i/o mapping required to boot U8500 platforms */
|
|
static struct map_desc u8500_uart_io_desc[] __initdata = {
|
|
__IO_DEV_DESC(U8500_UART0_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_UART2_BASE, SZ_4K),
|
|
};
|
|
/* U8500 and U9540 common io_desc */
|
|
static struct map_desc u8500_common_io_desc[] __initdata = {
|
|
/* SCU base also covers GIC CPU BASE and TWD with its 4K page */
|
|
__IO_DEV_DESC(U8500_SCU_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_GIC_DIST_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_L2CC_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_MTU0_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_BACKUPRAM0_BASE, SZ_8K),
|
|
|
|
__IO_DEV_DESC(U8500_CLKRST1_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_CLKRST2_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_CLKRST3_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_CLKRST5_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_CLKRST6_BASE, SZ_4K),
|
|
|
|
__IO_DEV_DESC(U8500_GPIO0_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_GPIO1_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_GPIO2_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_GPIO3_BASE, SZ_4K),
|
|
};
|
|
|
|
/* U8500 IO map specific description */
|
|
static struct map_desc u8500_io_desc[] __initdata = {
|
|
__IO_DEV_DESC(U8500_PRCMU_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_PRCMU_TCDM_BASE, SZ_4K),
|
|
|
|
};
|
|
|
|
/* U9540 IO map specific description */
|
|
static struct map_desc u9540_io_desc[] __initdata = {
|
|
__IO_DEV_DESC(U8500_PRCMU_BASE, SZ_4K + SZ_8K),
|
|
__IO_DEV_DESC(U8500_PRCMU_TCDM_BASE, SZ_4K + SZ_8K),
|
|
};
|
|
|
|
void __init u8500_map_io(void)
|
|
{
|
|
/*
|
|
* Map the UARTs early so that the DEBUG_LL stuff continues to work.
|
|
*/
|
|
iotable_init(u8500_uart_io_desc, ARRAY_SIZE(u8500_uart_io_desc));
|
|
|
|
ux500_map_io();
|
|
|
|
iotable_init(u8500_common_io_desc, ARRAY_SIZE(u8500_common_io_desc));
|
|
|
|
if (cpu_is_ux540_family())
|
|
iotable_init(u9540_io_desc, ARRAY_SIZE(u9540_io_desc));
|
|
else
|
|
iotable_init(u8500_io_desc, ARRAY_SIZE(u8500_io_desc));
|
|
|
|
_PRCMU_BASE = __io_address(U8500_PRCMU_BASE);
|
|
}
|
|
|
|
static struct resource db8500_pmu_resources[] = {
|
|
[0] = {
|
|
.start = IRQ_DB8500_PMU,
|
|
.end = IRQ_DB8500_PMU,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
/*
|
|
* The PMU IRQ lines of two cores are wired together into a single interrupt.
|
|
* Bounce the interrupt to the other core if it's not ours.
|
|
*/
|
|
static irqreturn_t db8500_pmu_handler(int irq, void *dev, irq_handler_t handler)
|
|
{
|
|
irqreturn_t ret = handler(irq, dev);
|
|
int other = !smp_processor_id();
|
|
|
|
if (ret == IRQ_NONE && cpu_online(other))
|
|
irq_set_affinity(irq, cpumask_of(other));
|
|
|
|
/*
|
|
* We should be able to get away with the amount of IRQ_NONEs we give,
|
|
* while still having the spurious IRQ detection code kick in if the
|
|
* interrupt really starts hitting spuriously.
|
|
*/
|
|
return ret;
|
|
}
|
|
|
|
struct arm_pmu_platdata db8500_pmu_platdata = {
|
|
.handle_irq = db8500_pmu_handler,
|
|
};
|
|
|
|
static struct platform_device db8500_pmu_device = {
|
|
.name = "arm-pmu",
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(db8500_pmu_resources),
|
|
.resource = db8500_pmu_resources,
|
|
.dev.platform_data = &db8500_pmu_platdata,
|
|
};
|
|
|
|
static struct platform_device *platform_devs[] __initdata = {
|
|
&u8500_dma40_device,
|
|
&db8500_pmu_device,
|
|
};
|
|
|
|
static resource_size_t __initdata db8500_gpio_base[] = {
|
|
U8500_GPIOBANK0_BASE,
|
|
U8500_GPIOBANK1_BASE,
|
|
U8500_GPIOBANK2_BASE,
|
|
U8500_GPIOBANK3_BASE,
|
|
U8500_GPIOBANK4_BASE,
|
|
U8500_GPIOBANK5_BASE,
|
|
U8500_GPIOBANK6_BASE,
|
|
U8500_GPIOBANK7_BASE,
|
|
U8500_GPIOBANK8_BASE,
|
|
};
|
|
|
|
static void __init db8500_add_gpios(struct device *parent)
|
|
{
|
|
struct nmk_gpio_platform_data pdata = {
|
|
.supports_sleepmode = true,
|
|
};
|
|
|
|
dbx500_add_gpios(parent, ARRAY_AND_SIZE(db8500_gpio_base),
|
|
IRQ_DB8500_GPIO0, &pdata);
|
|
dbx500_add_pinctrl(parent, "pinctrl-db8500", U8500_PRCMU_BASE);
|
|
}
|
|
|
|
static int usb_db8500_rx_dma_cfg[] = {
|
|
DB8500_DMA_DEV38_USB_OTG_IEP_1_9,
|
|
DB8500_DMA_DEV37_USB_OTG_IEP_2_10,
|
|
DB8500_DMA_DEV36_USB_OTG_IEP_3_11,
|
|
DB8500_DMA_DEV19_USB_OTG_IEP_4_12,
|
|
DB8500_DMA_DEV18_USB_OTG_IEP_5_13,
|
|
DB8500_DMA_DEV17_USB_OTG_IEP_6_14,
|
|
DB8500_DMA_DEV16_USB_OTG_IEP_7_15,
|
|
DB8500_DMA_DEV39_USB_OTG_IEP_8
|
|
};
|
|
|
|
static int usb_db8500_tx_dma_cfg[] = {
|
|
DB8500_DMA_DEV38_USB_OTG_OEP_1_9,
|
|
DB8500_DMA_DEV37_USB_OTG_OEP_2_10,
|
|
DB8500_DMA_DEV36_USB_OTG_OEP_3_11,
|
|
DB8500_DMA_DEV19_USB_OTG_OEP_4_12,
|
|
DB8500_DMA_DEV18_USB_OTG_OEP_5_13,
|
|
DB8500_DMA_DEV17_USB_OTG_OEP_6_14,
|
|
DB8500_DMA_DEV16_USB_OTG_OEP_7_15,
|
|
DB8500_DMA_DEV39_USB_OTG_OEP_8
|
|
};
|
|
|
|
static const char *db8500_read_soc_id(void)
|
|
{
|
|
void __iomem *uid = __io_address(U8500_BB_UID_BASE);
|
|
|
|
/* Throw these device-specific numbers into the entropy pool */
|
|
add_device_randomness(uid, 0x14);
|
|
return kasprintf(GFP_KERNEL, "%08x%08x%08x%08x%08x",
|
|
readl((u32 *)uid+1),
|
|
readl((u32 *)uid+1), readl((u32 *)uid+2),
|
|
readl((u32 *)uid+3), readl((u32 *)uid+4));
|
|
}
|
|
|
|
static struct device * __init db8500_soc_device_init(void)
|
|
{
|
|
const char *soc_id = db8500_read_soc_id();
|
|
|
|
return ux500_soc_device_init(soc_id);
|
|
}
|
|
|
|
/*
|
|
* This function is called from the board init
|
|
*/
|
|
struct device * __init u8500_init_devices(struct ab8500_platform_data *ab8500)
|
|
{
|
|
struct device *parent;
|
|
int i;
|
|
|
|
parent = db8500_soc_device_init();
|
|
|
|
db8500_add_rtc(parent);
|
|
db8500_add_gpios(parent);
|
|
db8500_add_usb(parent, usb_db8500_rx_dma_cfg, usb_db8500_tx_dma_cfg);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(platform_devs); i++)
|
|
platform_devs[i]->dev.parent = parent;
|
|
|
|
db8500_prcmu_device.dev.platform_data = ab8500;
|
|
|
|
platform_add_devices(platform_devs, ARRAY_SIZE(platform_devs));
|
|
|
|
return parent;
|
|
}
|
|
|
|
#ifdef CONFIG_MACH_UX500_DT
|
|
|
|
/* TODO: Once all pieces are DT:ed, remove completely. */
|
|
static struct device * __init u8500_of_init_devices(void)
|
|
{
|
|
struct device *parent = db8500_soc_device_init();
|
|
|
|
db8500_add_usb(parent, usb_db8500_rx_dma_cfg, usb_db8500_tx_dma_cfg);
|
|
|
|
u8500_dma40_device.dev.parent = parent;
|
|
|
|
/*
|
|
* Devices to be DT:ed:
|
|
* u8500_dma40_device = todo
|
|
* db8500_pmu_device = done
|
|
* db8500_prcmu_device = done
|
|
*/
|
|
platform_device_register(&u8500_dma40_device);
|
|
|
|
return parent;
|
|
}
|
|
|
|
static struct of_dev_auxdata u8500_auxdata_lookup[] __initdata = {
|
|
/* Requires call-back bindings. */
|
|
OF_DEV_AUXDATA("arm,cortex-a9-pmu", 0, "arm-pmu", &db8500_pmu_platdata),
|
|
/* Requires DMA bindings. */
|
|
OF_DEV_AUXDATA("arm,pl011", 0x80120000, "uart0", &uart0_plat),
|
|
OF_DEV_AUXDATA("arm,pl011", 0x80121000, "uart1", &uart1_plat),
|
|
OF_DEV_AUXDATA("arm,pl011", 0x80007000, "uart2", &uart2_plat),
|
|
OF_DEV_AUXDATA("arm,pl022", 0x80002000, "ssp0", &ssp0_plat),
|
|
OF_DEV_AUXDATA("arm,pl18x", 0x80126000, "sdi0", &mop500_sdi0_data),
|
|
OF_DEV_AUXDATA("arm,pl18x", 0x80118000, "sdi1", &mop500_sdi1_data),
|
|
OF_DEV_AUXDATA("arm,pl18x", 0x80005000, "sdi2", &mop500_sdi2_data),
|
|
OF_DEV_AUXDATA("arm,pl18x", 0x80114000, "sdi4", &mop500_sdi4_data),
|
|
/* Requires clock name bindings. */
|
|
OF_DEV_AUXDATA("st,nomadik-gpio", 0x8012e000, "gpio.0", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-gpio", 0x8012e080, "gpio.1", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e000, "gpio.2", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e080, "gpio.3", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e100, "gpio.4", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e180, "gpio.5", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-gpio", 0x8011e000, "gpio.6", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-gpio", 0x8011e080, "gpio.7", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-gpio", 0xa03fe000, "gpio.8", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-i2c", 0x80004000, "nmk-i2c.0", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-i2c", 0x80122000, "nmk-i2c.1", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-i2c", 0x80128000, "nmk-i2c.2", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-i2c", 0x80110000, "nmk-i2c.3", NULL),
|
|
OF_DEV_AUXDATA("st,nomadik-i2c", 0x8012a000, "nmk-i2c.4", NULL),
|
|
OF_DEV_AUXDATA("stericsson,db8500-prcmu", 0x80157000, "db8500-prcmu",
|
|
&db8500_prcmu_pdata),
|
|
/* Requires device name bindings. */
|
|
OF_DEV_AUXDATA("stericsson,nmk-pinctrl", U8500_PRCMU_BASE,
|
|
"pinctrl-db8500", NULL),
|
|
/* Requires clock name and DMA bindings. */
|
|
OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80123000,
|
|
"ux500-msp-i2s.0", &msp0_platform_data),
|
|
OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80124000,
|
|
"ux500-msp-i2s.1", &msp1_platform_data),
|
|
OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80117000,
|
|
"ux500-msp-i2s.2", &msp2_platform_data),
|
|
OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80125000,
|
|
"ux500-msp-i2s.3", &msp3_platform_data),
|
|
{},
|
|
};
|
|
|
|
static const struct of_device_id u8500_local_bus_nodes[] = {
|
|
/* only create devices below soc node */
|
|
{ .compatible = "stericsson,db8500", },
|
|
{ .compatible = "stericsson,db8500-prcmu", },
|
|
{ .compatible = "simple-bus"},
|
|
{ },
|
|
};
|
|
|
|
static void __init u8500_init_machine(void)
|
|
{
|
|
struct device *parent = NULL;
|
|
|
|
/* Pinmaps must be in place before devices register */
|
|
if (of_machine_is_compatible("st-ericsson,mop500"))
|
|
mop500_pinmaps_init();
|
|
else if (of_machine_is_compatible("calaosystems,snowball-a9500"))
|
|
snowball_pinmaps_init();
|
|
else if (of_machine_is_compatible("st-ericsson,hrefv60+"))
|
|
hrefv60_pinmaps_init();
|
|
else if (of_machine_is_compatible("st-ericsson,ccu9540")) {}
|
|
/* TODO: Add pinmaps for ccu9540 board. */
|
|
|
|
/* TODO: Export SoC, USB, cpu-freq and DMA40 */
|
|
parent = u8500_of_init_devices();
|
|
|
|
/* automatically probe child nodes of db8500 device */
|
|
of_platform_populate(NULL, u8500_local_bus_nodes, u8500_auxdata_lookup, parent);
|
|
}
|
|
|
|
static const char * stericsson_dt_platform_compat[] = {
|
|
"st-ericsson,u8500",
|
|
"st-ericsson,u8540",
|
|
"st-ericsson,u9500",
|
|
"st-ericsson,u9540",
|
|
NULL,
|
|
};
|
|
|
|
DT_MACHINE_START(U8500_DT, "ST-Ericsson Ux5x0 platform (Device Tree Support)")
|
|
.smp = smp_ops(ux500_smp_ops),
|
|
.map_io = u8500_map_io,
|
|
.init_irq = ux500_init_irq,
|
|
/* we re-use nomadik timer here */
|
|
.init_time = ux500_timer_init,
|
|
.init_machine = u8500_init_machine,
|
|
.init_late = NULL,
|
|
.dt_compat = stericsson_dt_platform_compat,
|
|
MACHINE_END
|
|
|
|
#endif
|