mirror of
https://github.com/torvalds/linux.git
synced 2024-12-29 22:31:32 +00:00
f0fcbdbf20
On CSR SiRFprimaII and SiRFatlasVI, the 6th timer can act as a watchdog timer when the Watchdog mode is enabled. watchdog occur when TIMER watchdog counter matches the value software pre-set, when this event occurs, the effect is the same as the system software reset. Signed-off-by: Xianglong Du <Xianglong.Du@csr.com> Signed-off-by: Barry Song <Baohua.Song@csr.com> Cc: Romain Izard <romain.izard.pro@gmail.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Wim Van Sebroeck <wim@iguana.be>
15 lines
310 B
Plaintext
15 lines
310 B
Plaintext
SiRFSoC Timer and Watchdog Timer(WDT) Controller
|
|
|
|
Required properties:
|
|
- compatible: "sirf,prima2-tick"
|
|
- reg: Address range of tick timer/WDT register set
|
|
- interrupts: interrupt number to the cpu
|
|
|
|
Example:
|
|
|
|
timer@b0020000 {
|
|
compatible = "sirf,prima2-tick";
|
|
reg = <0xb0020000 0x1000>;
|
|
interrupts = <0>;
|
|
};
|