mirror of
https://github.com/torvalds/linux.git
synced 2024-12-27 05:11:48 +00:00
323d771745
As SPI platform devices are consolidated to plat-samsung, some corresponding changes are required in the respective machine folder. Added SPI Setup file for GPIO configurations and platform data initialization. Signed-off-by: Padmavathi Venna <padma.v@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
66 lines
1.5 KiB
C
66 lines
1.5 KiB
C
/* linux/arch/arm/mach-s5pc100/setup-spi.c
|
|
*
|
|
* Copyright (C) 2011 Samsung Electronics Ltd.
|
|
* http://www.samsung.com/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/gpio.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <plat/gpio-cfg.h>
|
|
#include <plat/s3c64xx-spi.h>
|
|
|
|
#ifdef CONFIG_S3C64XX_DEV_SPI0
|
|
struct s3c64xx_spi_info s3c64xx_spi0_pdata __initdata = {
|
|
.fifo_lvl_mask = 0x7f,
|
|
.rx_lvl_offset = 13,
|
|
.high_speed = 1,
|
|
.tx_st_done = 21,
|
|
};
|
|
|
|
int s3c64xx_spi0_cfg_gpio(struct platform_device *dev)
|
|
{
|
|
s3c_gpio_cfgall_range(S5PC100_GPB(0), 3,
|
|
S3C_GPIO_SFN(2), S3C_GPIO_PULL_UP);
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_S3C64XX_DEV_SPI1
|
|
struct s3c64xx_spi_info s3c64xx_spi1_pdata __initdata = {
|
|
.fifo_lvl_mask = 0x7f,
|
|
.rx_lvl_offset = 13,
|
|
.high_speed = 1,
|
|
.tx_st_done = 21,
|
|
};
|
|
|
|
int s3c64xx_spi1_cfg_gpio(struct platform_device *dev)
|
|
{
|
|
s3c_gpio_cfgall_range(S5PC100_GPB(4), 3,
|
|
S3C_GPIO_SFN(2), S3C_GPIO_PULL_UP);
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_S3C64XX_DEV_SPI2
|
|
struct s3c64xx_spi_info s3c64xx_spi2_pdata __initdata = {
|
|
.fifo_lvl_mask = 0x7f,
|
|
.rx_lvl_offset = 13,
|
|
.high_speed = 1,
|
|
.tx_st_done = 21,
|
|
};
|
|
|
|
int s3c64xx_spi2_cfg_gpio(struct platform_device *dev)
|
|
{
|
|
s3c_gpio_cfgpin(S5PC100_GPG3(0), S3C_GPIO_SFN(3));
|
|
s3c_gpio_setpull(S5PC100_GPG3(0), S3C_GPIO_PULL_UP);
|
|
s3c_gpio_cfgall_range(S5PC100_GPB(2), 2,
|
|
S3C_GPIO_SFN(3), S3C_GPIO_PULL_UP);
|
|
return 0;
|
|
}
|
|
#endif
|