mirror of
https://github.com/torvalds/linux.git
synced 2024-12-04 10:01:41 +00:00
d353291003
All device drivers have stopped relying on mach/*.h headers, so move the remaining headers into arch/arm/mach-lpc32xx/lpc32xx.h to prepare for multiplatform builds. The mach/entry-macro.S file has been unused for a long time now and can simply get removed. Link: https://lore.kernel.org/r/20190809144043.476786-13-arnd@arndb.de Acked-by: Sylvain Lemieux <slemieux.tyco@gmail.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
126 lines
2.9 KiB
C
126 lines
2.9 KiB
C
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* arch/arm/mach-lpc32xx/common.c
|
|
*
|
|
* Author: Kevin Wells <kevin.wells@nxp.com>
|
|
*
|
|
* Copyright (C) 2010 NXP Semiconductors
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/soc/nxp/lpc32xx-misc.h>
|
|
|
|
#include <asm/mach/map.h>
|
|
#include <asm/system_info.h>
|
|
|
|
#include "lpc32xx.h"
|
|
#include "common.h"
|
|
|
|
/*
|
|
* Returns the unique ID for the device
|
|
*/
|
|
void lpc32xx_get_uid(u32 devid[4])
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < 4; i++)
|
|
devid[i] = __raw_readl(LPC32XX_CLKPWR_DEVID(i << 2));
|
|
}
|
|
|
|
/*
|
|
* Detects and returns IRAM size for the device variation
|
|
*/
|
|
#define LPC32XX_IRAM_BANK_SIZE SZ_128K
|
|
static u32 iram_size;
|
|
u32 lpc32xx_return_iram(void __iomem **mapbase, dma_addr_t *dmaaddr)
|
|
{
|
|
if (iram_size == 0) {
|
|
u32 savedval1, savedval2;
|
|
void __iomem *iramptr1, *iramptr2;
|
|
|
|
iramptr1 = io_p2v(LPC32XX_IRAM_BASE);
|
|
iramptr2 = io_p2v(LPC32XX_IRAM_BASE + LPC32XX_IRAM_BANK_SIZE);
|
|
savedval1 = __raw_readl(iramptr1);
|
|
savedval2 = __raw_readl(iramptr2);
|
|
|
|
if (savedval1 == savedval2) {
|
|
__raw_writel(savedval2 + 1, iramptr2);
|
|
if (__raw_readl(iramptr1) == savedval2 + 1)
|
|
iram_size = LPC32XX_IRAM_BANK_SIZE;
|
|
else
|
|
iram_size = LPC32XX_IRAM_BANK_SIZE * 2;
|
|
__raw_writel(savedval2, iramptr2);
|
|
} else
|
|
iram_size = LPC32XX_IRAM_BANK_SIZE * 2;
|
|
}
|
|
if (dmaaddr)
|
|
*dmaaddr = LPC32XX_IRAM_BASE;
|
|
if (mapbase)
|
|
*mapbase = io_p2v(LPC32XX_IRAM_BASE);
|
|
|
|
return iram_size;
|
|
}
|
|
EXPORT_SYMBOL_GPL(lpc32xx_return_iram);
|
|
|
|
void lpc32xx_set_phy_interface_mode(phy_interface_t mode)
|
|
{
|
|
u32 tmp = __raw_readl(LPC32XX_CLKPWR_MACCLK_CTRL);
|
|
tmp &= ~LPC32XX_CLKPWR_MACCTRL_PINS_MSK;
|
|
if (mode == PHY_INTERFACE_MODE_MII)
|
|
tmp |= LPC32XX_CLKPWR_MACCTRL_USE_MII_PINS;
|
|
else
|
|
tmp |= LPC32XX_CLKPWR_MACCTRL_USE_RMII_PINS;
|
|
__raw_writel(tmp, LPC32XX_CLKPWR_MACCLK_CTRL);
|
|
}
|
|
EXPORT_SYMBOL_GPL(lpc32xx_set_phy_interface_mode);
|
|
|
|
static struct map_desc lpc32xx_io_desc[] __initdata = {
|
|
{
|
|
.virtual = (unsigned long)IO_ADDRESS(LPC32XX_AHB0_START),
|
|
.pfn = __phys_to_pfn(LPC32XX_AHB0_START),
|
|
.length = LPC32XX_AHB0_SIZE,
|
|
.type = MT_DEVICE
|
|
},
|
|
{
|
|
.virtual = (unsigned long)IO_ADDRESS(LPC32XX_AHB1_START),
|
|
.pfn = __phys_to_pfn(LPC32XX_AHB1_START),
|
|
.length = LPC32XX_AHB1_SIZE,
|
|
.type = MT_DEVICE
|
|
},
|
|
{
|
|
.virtual = (unsigned long)IO_ADDRESS(LPC32XX_FABAPB_START),
|
|
.pfn = __phys_to_pfn(LPC32XX_FABAPB_START),
|
|
.length = LPC32XX_FABAPB_SIZE,
|
|
.type = MT_DEVICE
|
|
},
|
|
{
|
|
.virtual = (unsigned long)IO_ADDRESS(LPC32XX_IRAM_BASE),
|
|
.pfn = __phys_to_pfn(LPC32XX_IRAM_BASE),
|
|
.length = (LPC32XX_IRAM_BANK_SIZE * 2),
|
|
.type = MT_DEVICE
|
|
},
|
|
};
|
|
|
|
void __init lpc32xx_map_io(void)
|
|
{
|
|
iotable_init(lpc32xx_io_desc, ARRAY_SIZE(lpc32xx_io_desc));
|
|
}
|
|
|
|
static int __init lpc32xx_check_uid(void)
|
|
{
|
|
u32 uid[4];
|
|
|
|
lpc32xx_get_uid(uid);
|
|
|
|
printk(KERN_INFO "LPC32XX unique ID: %08x%08x%08x%08x\n",
|
|
uid[3], uid[2], uid[1], uid[0]);
|
|
|
|
if (!system_serial_low && !system_serial_high) {
|
|
system_serial_low = uid[0];
|
|
system_serial_high = uid[1];
|
|
}
|
|
|
|
return 1;
|
|
}
|
|
arch_initcall(lpc32xx_check_uid);
|