mirror of
https://github.com/torvalds/linux.git
synced 2024-12-26 04:42:12 +00:00
a92b83af28
Add bindings for "socfpga-gate-clk" clocks. These clocks directly feed the peripherals. Signed-off-by: Dinh Nguyen <dinguyen@altera.com> Reviewed-by: Pavel Machek <pavel@denx.de> CC: Arnd Bergmann <arnd@arndb.de> CC: Olof Johansson <olof@lixom.net> Cc: Pavel Machek <pavel@denx.de> CC: <linux@arm.linux.org.uk> Signed-off-by: Olof Johansson <olof@lixom.net>
26 lines
1015 B
Plaintext
26 lines
1015 B
Plaintext
Device Tree Clock bindings for Altera's SoCFPGA platform
|
|
|
|
This binding uses the common clock binding[1].
|
|
|
|
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
|
|
Required properties:
|
|
- compatible : shall be one of the following:
|
|
"altr,socfpga-pll-clock" - for a PLL clock
|
|
"altr,socfpga-perip-clock" - The peripheral clock divided from the
|
|
PLL clock.
|
|
"altr,socfpga-gate-clk" - Clocks that directly feed peripherals and
|
|
can get gated.
|
|
|
|
- reg : shall be the control register offset from CLOCK_MANAGER's base for the clock.
|
|
- clocks : shall be the input parent clock phandle for the clock. This is
|
|
either an oscillator or a pll output.
|
|
- #clock-cells : from common clock binding, shall be set to 0.
|
|
|
|
Optional properties:
|
|
- fixed-divider : If clocks have a fixed divider value, use this property.
|
|
- clk-gate : For "socfpga-gate-clk", clk-gate contains the gating register
|
|
and the bit index.
|
|
- div-reg : For "socfpga-gate-clk", div-reg contains the divider register, bit shift,
|
|
and width.
|