mirror of
https://github.com/torvalds/linux.git
synced 2024-12-28 22:02:28 +00:00
c1b40e447a
This is a simple driver for the global timer module found in the Cortex
A9-MP cores from revision r1p0 onwards. This should be able to perform
the functions of the system timer and the local timer in an SMP system.
The global timer has the following features:
The global timer is a 64-bit incrementing counter with an
auto-incrementing feature. It continues incrementing after sending
interrupts. The global timer is memory mapped in the private memory
region.
The global timer is accessible to all Cortex-A9 processors in the
cluster. Each Cortex-A9 processor has a private 64-bit comparator that
is used to assert a private interrupt when the global timer has reached
the comparator value. All the Cortex-A9 processors in a design use the
banked ID, ID27, for this interrupt. ID27 is sent to the Interrupt
Controller as a Private Peripheral Interrupt. The global timer is
clocked by PERIPHCLK.
Signed-off-by: Stuart Menefy <stuart.menefy@st.com>
Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@st.com>
CC: Arnd Bergmann <arnd@arndb.de>
CC: Rob Herring <robherring2@gmail.com>
CC: Linus Walleij <linus.walleij@linaro.org>
CC: Will Deacon <will.deacon@arm.com>
CC: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org>
25 lines
546 B
Plaintext
25 lines
546 B
Plaintext
|
|
* ARM Global Timer
|
|
Cortex-A9 are often associated with a per-core Global timer.
|
|
|
|
** Timer node required properties:
|
|
|
|
- compatible : Should be "arm,cortex-a9-global-timer"
|
|
Driver supports versions r2p0 and above.
|
|
|
|
- interrupts : One interrupt to each core
|
|
|
|
- reg : Specify the base address and the size of the GT timer
|
|
register window.
|
|
|
|
- clocks : Should be phandle to a clock.
|
|
|
|
Example:
|
|
|
|
timer@2c000600 {
|
|
compatible = "arm,cortex-a9-global-timer";
|
|
reg = <0x2c000600 0x20>;
|
|
interrupts = <1 13 0xf01>;
|
|
clocks = <&arm_periph_clk>;
|
|
};
|