mirror of
https://github.com/torvalds/linux.git
synced 2024-11-26 22:21:42 +00:00
129989d5ca
Correct power-off programming sequence in order to fix shutting down devices which are using TPS65910 PMIC. In accordance to the TPS65910 datasheet, the PMIC's state-machine transitions into the OFF state only when DEV_OFF bit of DEVCTRL_REG is set. The ON / SLEEP states also should be cleared, otherwise PMIC won't get into a proper state on shutdown. Devices like Nexus 7 tablet and Ouya game console are shutting down properly now. Tested-by: Peter Geis <pgwipeout@gmail.com> Tested-by: Zack Pearsall <zpearsall@yahoo.com> Signed-off-by: Dmitry Osipenko <digetx@gmail.com> Signed-off-by: Lee Jones <lee.jones@linaro.org>
544 lines
13 KiB
C
544 lines
13 KiB
C
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* tps65910.c -- TI TPS6591x chip family multi-function driver
|
|
*
|
|
* Copyright 2010 Texas Instruments Inc.
|
|
*
|
|
* Author: Graeme Gregory <gg@slimlogic.co.uk>
|
|
* Author: Jorge Eduardo Candelaria <jedu@slimlogic.co.uk>
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/err.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/i2c.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/irqdomain.h>
|
|
#include <linux/mfd/core.h>
|
|
#include <linux/regmap.h>
|
|
#include <linux/mfd/tps65910.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_device.h>
|
|
|
|
static const struct resource rtc_resources[] = {
|
|
{
|
|
.start = TPS65910_IRQ_RTC_ALARM,
|
|
.end = TPS65910_IRQ_RTC_ALARM,
|
|
.flags = IORESOURCE_IRQ,
|
|
}
|
|
};
|
|
|
|
static const struct mfd_cell tps65910s[] = {
|
|
{
|
|
.name = "tps65910-gpio",
|
|
},
|
|
{
|
|
.name = "tps65910-pmic",
|
|
},
|
|
{
|
|
.name = "tps65910-rtc",
|
|
.num_resources = ARRAY_SIZE(rtc_resources),
|
|
.resources = &rtc_resources[0],
|
|
},
|
|
{
|
|
.name = "tps65910-power",
|
|
},
|
|
};
|
|
|
|
|
|
static const struct regmap_irq tps65911_irqs[] = {
|
|
/* INT_STS */
|
|
[TPS65911_IRQ_PWRHOLD_F] = {
|
|
.mask = INT_MSK_PWRHOLD_F_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65911_IRQ_VBAT_VMHI] = {
|
|
.mask = INT_MSK_VMBHI_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65911_IRQ_PWRON] = {
|
|
.mask = INT_MSK_PWRON_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65911_IRQ_PWRON_LP] = {
|
|
.mask = INT_MSK_PWRON_LP_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65911_IRQ_PWRHOLD_R] = {
|
|
.mask = INT_MSK_PWRHOLD_R_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65911_IRQ_HOTDIE] = {
|
|
.mask = INT_MSK_HOTDIE_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65911_IRQ_RTC_ALARM] = {
|
|
.mask = INT_MSK_RTC_ALARM_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65911_IRQ_RTC_PERIOD] = {
|
|
.mask = INT_MSK_RTC_PERIOD_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
|
|
/* INT_STS2 */
|
|
[TPS65911_IRQ_GPIO0_R] = {
|
|
.mask = INT_MSK2_GPIO0_R_IT_MSK_MASK,
|
|
.reg_offset = 1,
|
|
},
|
|
[TPS65911_IRQ_GPIO0_F] = {
|
|
.mask = INT_MSK2_GPIO0_F_IT_MSK_MASK,
|
|
.reg_offset = 1,
|
|
},
|
|
[TPS65911_IRQ_GPIO1_R] = {
|
|
.mask = INT_MSK2_GPIO1_R_IT_MSK_MASK,
|
|
.reg_offset = 1,
|
|
},
|
|
[TPS65911_IRQ_GPIO1_F] = {
|
|
.mask = INT_MSK2_GPIO1_F_IT_MSK_MASK,
|
|
.reg_offset = 1,
|
|
},
|
|
[TPS65911_IRQ_GPIO2_R] = {
|
|
.mask = INT_MSK2_GPIO2_R_IT_MSK_MASK,
|
|
.reg_offset = 1,
|
|
},
|
|
[TPS65911_IRQ_GPIO2_F] = {
|
|
.mask = INT_MSK2_GPIO2_F_IT_MSK_MASK,
|
|
.reg_offset = 1,
|
|
},
|
|
[TPS65911_IRQ_GPIO3_R] = {
|
|
.mask = INT_MSK2_GPIO3_R_IT_MSK_MASK,
|
|
.reg_offset = 1,
|
|
},
|
|
[TPS65911_IRQ_GPIO3_F] = {
|
|
.mask = INT_MSK2_GPIO3_F_IT_MSK_MASK,
|
|
.reg_offset = 1,
|
|
},
|
|
|
|
/* INT_STS2 */
|
|
[TPS65911_IRQ_GPIO4_R] = {
|
|
.mask = INT_MSK3_GPIO4_R_IT_MSK_MASK,
|
|
.reg_offset = 2,
|
|
},
|
|
[TPS65911_IRQ_GPIO4_F] = {
|
|
.mask = INT_MSK3_GPIO4_F_IT_MSK_MASK,
|
|
.reg_offset = 2,
|
|
},
|
|
[TPS65911_IRQ_GPIO5_R] = {
|
|
.mask = INT_MSK3_GPIO5_R_IT_MSK_MASK,
|
|
.reg_offset = 2,
|
|
},
|
|
[TPS65911_IRQ_GPIO5_F] = {
|
|
.mask = INT_MSK3_GPIO5_F_IT_MSK_MASK,
|
|
.reg_offset = 2,
|
|
},
|
|
[TPS65911_IRQ_WTCHDG] = {
|
|
.mask = INT_MSK3_WTCHDG_IT_MSK_MASK,
|
|
.reg_offset = 2,
|
|
},
|
|
[TPS65911_IRQ_VMBCH2_H] = {
|
|
.mask = INT_MSK3_VMBCH2_H_IT_MSK_MASK,
|
|
.reg_offset = 2,
|
|
},
|
|
[TPS65911_IRQ_VMBCH2_L] = {
|
|
.mask = INT_MSK3_VMBCH2_L_IT_MSK_MASK,
|
|
.reg_offset = 2,
|
|
},
|
|
[TPS65911_IRQ_PWRDN] = {
|
|
.mask = INT_MSK3_PWRDN_IT_MSK_MASK,
|
|
.reg_offset = 2,
|
|
},
|
|
};
|
|
|
|
static const struct regmap_irq tps65910_irqs[] = {
|
|
/* INT_STS */
|
|
[TPS65910_IRQ_VBAT_VMBDCH] = {
|
|
.mask = TPS65910_INT_MSK_VMBDCH_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65910_IRQ_VBAT_VMHI] = {
|
|
.mask = TPS65910_INT_MSK_VMBHI_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65910_IRQ_PWRON] = {
|
|
.mask = TPS65910_INT_MSK_PWRON_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65910_IRQ_PWRON_LP] = {
|
|
.mask = TPS65910_INT_MSK_PWRON_LP_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65910_IRQ_PWRHOLD] = {
|
|
.mask = TPS65910_INT_MSK_PWRHOLD_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65910_IRQ_HOTDIE] = {
|
|
.mask = TPS65910_INT_MSK_HOTDIE_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65910_IRQ_RTC_ALARM] = {
|
|
.mask = TPS65910_INT_MSK_RTC_ALARM_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
[TPS65910_IRQ_RTC_PERIOD] = {
|
|
.mask = TPS65910_INT_MSK_RTC_PERIOD_IT_MSK_MASK,
|
|
.reg_offset = 0,
|
|
},
|
|
|
|
/* INT_STS2 */
|
|
[TPS65910_IRQ_GPIO_R] = {
|
|
.mask = TPS65910_INT_MSK2_GPIO0_F_IT_MSK_MASK,
|
|
.reg_offset = 1,
|
|
},
|
|
[TPS65910_IRQ_GPIO_F] = {
|
|
.mask = TPS65910_INT_MSK2_GPIO0_R_IT_MSK_MASK,
|
|
.reg_offset = 1,
|
|
},
|
|
};
|
|
|
|
static struct regmap_irq_chip tps65911_irq_chip = {
|
|
.name = "tps65910",
|
|
.irqs = tps65911_irqs,
|
|
.num_irqs = ARRAY_SIZE(tps65911_irqs),
|
|
.num_regs = 3,
|
|
.irq_reg_stride = 2,
|
|
.status_base = TPS65910_INT_STS,
|
|
.mask_base = TPS65910_INT_MSK,
|
|
.ack_base = TPS65910_INT_STS,
|
|
};
|
|
|
|
static struct regmap_irq_chip tps65910_irq_chip = {
|
|
.name = "tps65910",
|
|
.irqs = tps65910_irqs,
|
|
.num_irqs = ARRAY_SIZE(tps65910_irqs),
|
|
.num_regs = 2,
|
|
.irq_reg_stride = 2,
|
|
.status_base = TPS65910_INT_STS,
|
|
.mask_base = TPS65910_INT_MSK,
|
|
.ack_base = TPS65910_INT_STS,
|
|
};
|
|
|
|
static int tps65910_irq_init(struct tps65910 *tps65910, int irq,
|
|
struct tps65910_platform_data *pdata)
|
|
{
|
|
int ret;
|
|
static struct regmap_irq_chip *tps6591x_irqs_chip;
|
|
|
|
if (!irq) {
|
|
dev_warn(tps65910->dev, "No interrupt support, no core IRQ\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (!pdata) {
|
|
dev_warn(tps65910->dev, "No interrupt support, no pdata\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
switch (tps65910_chip_id(tps65910)) {
|
|
case TPS65910:
|
|
tps6591x_irqs_chip = &tps65910_irq_chip;
|
|
break;
|
|
case TPS65911:
|
|
tps6591x_irqs_chip = &tps65911_irq_chip;
|
|
break;
|
|
}
|
|
|
|
tps65910->chip_irq = irq;
|
|
ret = devm_regmap_add_irq_chip(tps65910->dev, tps65910->regmap,
|
|
tps65910->chip_irq,
|
|
IRQF_ONESHOT, pdata->irq_base,
|
|
tps6591x_irqs_chip, &tps65910->irq_data);
|
|
if (ret < 0) {
|
|
dev_warn(tps65910->dev, "Failed to add irq_chip %d\n", ret);
|
|
tps65910->chip_irq = 0;
|
|
}
|
|
return ret;
|
|
}
|
|
|
|
static bool is_volatile_reg(struct device *dev, unsigned int reg)
|
|
{
|
|
struct tps65910 *tps65910 = dev_get_drvdata(dev);
|
|
|
|
/*
|
|
* Caching all regulator registers.
|
|
* All regualator register address range is same for
|
|
* TPS65910 and TPS65911
|
|
*/
|
|
if ((reg >= TPS65910_VIO) && (reg <= TPS65910_VDAC)) {
|
|
/* Check for non-existing register */
|
|
if (tps65910_chip_id(tps65910) == TPS65910)
|
|
if ((reg == TPS65911_VDDCTRL_OP) ||
|
|
(reg == TPS65911_VDDCTRL_SR))
|
|
return true;
|
|
return false;
|
|
}
|
|
return true;
|
|
}
|
|
|
|
static const struct regmap_config tps65910_regmap_config = {
|
|
.reg_bits = 8,
|
|
.val_bits = 8,
|
|
.volatile_reg = is_volatile_reg,
|
|
.max_register = TPS65910_MAX_REGISTER - 1,
|
|
.cache_type = REGCACHE_RBTREE,
|
|
};
|
|
|
|
static int tps65910_ck32k_init(struct tps65910 *tps65910,
|
|
struct tps65910_board *pmic_pdata)
|
|
{
|
|
int ret;
|
|
|
|
if (!pmic_pdata->en_ck32k_xtal)
|
|
return 0;
|
|
|
|
ret = regmap_clear_bits(tps65910->regmap, TPS65910_DEVCTRL,
|
|
DEVCTRL_CK32K_CTRL_MASK);
|
|
if (ret < 0) {
|
|
dev_err(tps65910->dev, "clear ck32k_ctrl failed: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tps65910_sleepinit(struct tps65910 *tps65910,
|
|
struct tps65910_board *pmic_pdata)
|
|
{
|
|
struct device *dev;
|
|
int ret;
|
|
|
|
if (!pmic_pdata->en_dev_slp)
|
|
return 0;
|
|
|
|
dev = tps65910->dev;
|
|
|
|
/* enabling SLEEP device state */
|
|
ret = regmap_set_bits(tps65910->regmap, TPS65910_DEVCTRL,
|
|
DEVCTRL_DEV_SLP_MASK);
|
|
if (ret < 0) {
|
|
dev_err(dev, "set dev_slp failed: %d\n", ret);
|
|
goto err_sleep_init;
|
|
}
|
|
|
|
if (pmic_pdata->slp_keepon.therm_keepon) {
|
|
ret = regmap_set_bits(tps65910->regmap,
|
|
TPS65910_SLEEP_KEEP_RES_ON,
|
|
SLEEP_KEEP_RES_ON_THERM_KEEPON_MASK);
|
|
if (ret < 0) {
|
|
dev_err(dev, "set therm_keepon failed: %d\n", ret);
|
|
goto disable_dev_slp;
|
|
}
|
|
}
|
|
|
|
if (pmic_pdata->slp_keepon.clkout32k_keepon) {
|
|
ret = regmap_set_bits(tps65910->regmap,
|
|
TPS65910_SLEEP_KEEP_RES_ON,
|
|
SLEEP_KEEP_RES_ON_CLKOUT32K_KEEPON_MASK);
|
|
if (ret < 0) {
|
|
dev_err(dev, "set clkout32k_keepon failed: %d\n", ret);
|
|
goto disable_dev_slp;
|
|
}
|
|
}
|
|
|
|
if (pmic_pdata->slp_keepon.i2chs_keepon) {
|
|
ret = regmap_set_bits(tps65910->regmap,
|
|
TPS65910_SLEEP_KEEP_RES_ON,
|
|
SLEEP_KEEP_RES_ON_I2CHS_KEEPON_MASK);
|
|
if (ret < 0) {
|
|
dev_err(dev, "set i2chs_keepon failed: %d\n", ret);
|
|
goto disable_dev_slp;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
|
|
disable_dev_slp:
|
|
regmap_clear_bits(tps65910->regmap, TPS65910_DEVCTRL,
|
|
DEVCTRL_DEV_SLP_MASK);
|
|
|
|
err_sleep_init:
|
|
return ret;
|
|
}
|
|
|
|
#ifdef CONFIG_OF
|
|
static const struct of_device_id tps65910_of_match[] = {
|
|
{ .compatible = "ti,tps65910", .data = (void *)TPS65910},
|
|
{ .compatible = "ti,tps65911", .data = (void *)TPS65911},
|
|
{ },
|
|
};
|
|
|
|
static struct tps65910_board *tps65910_parse_dt(struct i2c_client *client,
|
|
unsigned long *chip_id)
|
|
{
|
|
struct device_node *np = client->dev.of_node;
|
|
struct tps65910_board *board_info;
|
|
unsigned int prop;
|
|
const struct of_device_id *match;
|
|
int ret;
|
|
|
|
match = of_match_device(tps65910_of_match, &client->dev);
|
|
if (!match) {
|
|
dev_err(&client->dev, "Failed to find matching dt id\n");
|
|
return NULL;
|
|
}
|
|
|
|
*chip_id = (unsigned long)match->data;
|
|
|
|
board_info = devm_kzalloc(&client->dev, sizeof(*board_info),
|
|
GFP_KERNEL);
|
|
if (!board_info)
|
|
return NULL;
|
|
|
|
ret = of_property_read_u32(np, "ti,vmbch-threshold", &prop);
|
|
if (!ret)
|
|
board_info->vmbch_threshold = prop;
|
|
|
|
ret = of_property_read_u32(np, "ti,vmbch2-threshold", &prop);
|
|
if (!ret)
|
|
board_info->vmbch2_threshold = prop;
|
|
|
|
prop = of_property_read_bool(np, "ti,en-ck32k-xtal");
|
|
board_info->en_ck32k_xtal = prop;
|
|
|
|
prop = of_property_read_bool(np, "ti,sleep-enable");
|
|
board_info->en_dev_slp = prop;
|
|
|
|
prop = of_property_read_bool(np, "ti,sleep-keep-therm");
|
|
board_info->slp_keepon.therm_keepon = prop;
|
|
|
|
prop = of_property_read_bool(np, "ti,sleep-keep-ck32k");
|
|
board_info->slp_keepon.clkout32k_keepon = prop;
|
|
|
|
prop = of_property_read_bool(np, "ti,sleep-keep-hsclk");
|
|
board_info->slp_keepon.i2chs_keepon = prop;
|
|
|
|
board_info->irq = client->irq;
|
|
board_info->irq_base = -1;
|
|
board_info->pm_off = of_property_read_bool(np,
|
|
"ti,system-power-controller");
|
|
|
|
return board_info;
|
|
}
|
|
#else
|
|
static inline
|
|
struct tps65910_board *tps65910_parse_dt(struct i2c_client *client,
|
|
unsigned long *chip_id)
|
|
{
|
|
return NULL;
|
|
}
|
|
#endif
|
|
|
|
static struct i2c_client *tps65910_i2c_client;
|
|
static void tps65910_power_off(void)
|
|
{
|
|
struct tps65910 *tps65910;
|
|
|
|
tps65910 = dev_get_drvdata(&tps65910_i2c_client->dev);
|
|
|
|
/*
|
|
* The PWR_OFF bit needs to be set separately, before transitioning
|
|
* to the OFF state. It enables the "sequential" power-off mode on
|
|
* TPS65911, it's a NO-OP on TPS65910.
|
|
*/
|
|
if (regmap_set_bits(tps65910->regmap, TPS65910_DEVCTRL,
|
|
DEVCTRL_PWR_OFF_MASK) < 0)
|
|
return;
|
|
|
|
regmap_update_bits(tps65910->regmap, TPS65910_DEVCTRL,
|
|
DEVCTRL_DEV_OFF_MASK | DEVCTRL_DEV_ON_MASK,
|
|
DEVCTRL_DEV_OFF_MASK);
|
|
}
|
|
|
|
static int tps65910_i2c_probe(struct i2c_client *i2c,
|
|
const struct i2c_device_id *id)
|
|
{
|
|
struct tps65910 *tps65910;
|
|
struct tps65910_board *pmic_plat_data;
|
|
struct tps65910_board *of_pmic_plat_data = NULL;
|
|
struct tps65910_platform_data *init_data;
|
|
unsigned long chip_id = id->driver_data;
|
|
int ret;
|
|
|
|
pmic_plat_data = dev_get_platdata(&i2c->dev);
|
|
|
|
if (!pmic_plat_data && i2c->dev.of_node) {
|
|
pmic_plat_data = tps65910_parse_dt(i2c, &chip_id);
|
|
of_pmic_plat_data = pmic_plat_data;
|
|
}
|
|
|
|
if (!pmic_plat_data)
|
|
return -EINVAL;
|
|
|
|
init_data = devm_kzalloc(&i2c->dev, sizeof(*init_data), GFP_KERNEL);
|
|
if (init_data == NULL)
|
|
return -ENOMEM;
|
|
|
|
tps65910 = devm_kzalloc(&i2c->dev, sizeof(*tps65910), GFP_KERNEL);
|
|
if (tps65910 == NULL)
|
|
return -ENOMEM;
|
|
|
|
tps65910->of_plat_data = of_pmic_plat_data;
|
|
i2c_set_clientdata(i2c, tps65910);
|
|
tps65910->dev = &i2c->dev;
|
|
tps65910->i2c_client = i2c;
|
|
tps65910->id = chip_id;
|
|
|
|
/* Work around silicon erratum SWCZ010: the tps65910 may miss the
|
|
* first I2C transfer. So issue a dummy transfer before the first
|
|
* real transfer.
|
|
*/
|
|
i2c_master_send(i2c, "", 1);
|
|
tps65910->regmap = devm_regmap_init_i2c(i2c, &tps65910_regmap_config);
|
|
if (IS_ERR(tps65910->regmap)) {
|
|
ret = PTR_ERR(tps65910->regmap);
|
|
dev_err(&i2c->dev, "regmap initialization failed: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
init_data->irq = pmic_plat_data->irq;
|
|
init_data->irq_base = pmic_plat_data->irq_base;
|
|
|
|
tps65910_irq_init(tps65910, init_data->irq, init_data);
|
|
tps65910_ck32k_init(tps65910, pmic_plat_data);
|
|
tps65910_sleepinit(tps65910, pmic_plat_data);
|
|
|
|
if (pmic_plat_data->pm_off && !pm_power_off) {
|
|
tps65910_i2c_client = i2c;
|
|
pm_power_off = tps65910_power_off;
|
|
}
|
|
|
|
ret = devm_mfd_add_devices(tps65910->dev, -1,
|
|
tps65910s, ARRAY_SIZE(tps65910s),
|
|
NULL, 0,
|
|
regmap_irq_get_domain(tps65910->irq_data));
|
|
if (ret < 0) {
|
|
dev_err(&i2c->dev, "mfd_add_devices failed: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const struct i2c_device_id tps65910_i2c_id[] = {
|
|
{ "tps65910", TPS65910 },
|
|
{ "tps65911", TPS65911 },
|
|
{ }
|
|
};
|
|
|
|
static struct i2c_driver tps65910_i2c_driver = {
|
|
.driver = {
|
|
.name = "tps65910",
|
|
.of_match_table = of_match_ptr(tps65910_of_match),
|
|
},
|
|
.probe = tps65910_i2c_probe,
|
|
.id_table = tps65910_i2c_id,
|
|
};
|
|
|
|
static int __init tps65910_i2c_init(void)
|
|
{
|
|
return i2c_add_driver(&tps65910_i2c_driver);
|
|
}
|
|
/* init early so consumer devices can complete system boot */
|
|
subsys_initcall(tps65910_i2c_init);
|