mirror of
https://github.com/torvalds/linux.git
synced 2024-12-10 21:21:54 +00:00
8ba605b607
A typical SMP system expects cache coherency. Initial NPS platform support was slated to be SMP w/o cache coherency. However it seems the platform now selects that option, so there is no point in keeping it around. Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
35 lines
1013 B
Plaintext
35 lines
1013 B
Plaintext
#
|
|
# For a description of the syntax of this configuration file,
|
|
# see Documentation/kbuild/kconfig-language.txt.
|
|
#
|
|
|
|
menuconfig ARC_PLAT_EZNPS
|
|
bool "\"EZchip\" ARC dev platform"
|
|
select CPU_BIG_ENDIAN
|
|
select CLKSRC_NPS
|
|
select EZNPS_GIC
|
|
select EZCHIP_NPS_MANAGEMENT_ENET if ETHERNET
|
|
help
|
|
Support for EZchip development platforms,
|
|
based on ARC700 cores.
|
|
We handle few flavours:
|
|
- Hardware Emulator AKA HE which is FPGA based chasis
|
|
- Simulator based on MetaWare nSIM
|
|
- NPS400 chip based on ASIC
|
|
|
|
config EZNPS_MTM_EXT
|
|
bool "ARC-EZchip MTM Extensions"
|
|
select CPUMASK_OFFSTACK
|
|
depends on ARC_PLAT_EZNPS && SMP
|
|
default y
|
|
help
|
|
Here we add new hierarchy for CPUs topology.
|
|
We got:
|
|
Core
|
|
Thread
|
|
At the new thread level each CPU represent one HW thread.
|
|
At highest hierarchy each core contain 16 threads,
|
|
any of them seem like CPU from Linux point of view.
|
|
All threads within same core share the execution unit of the
|
|
core and HW scheduler round robin between them.
|