mirror of
https://github.com/torvalds/linux.git
synced 2024-12-04 18:13:04 +00:00
d534fd9787
Infineon S28Hx (SEMPER Octal) and S25FS256T (SEMPER Nano) support Clear Program and Erase Failure Flags (CLPEF, 82h) instead of CLSR(30h). Introduce a new mfr_flag together with the infrastructure to allow manufacturer private data in the core. With this we remove the need to have if checks in the code at runtime and instead set the correct opcodes at probe time. S25Hx (SEMPER QSPI) supports CLSR but it may be disabled by CFR3x[2] while CLPEF is always available. Therefore, the mfr_flag is also applied to S25Hx for safety. Signed-off-by: Takahiro Kuwano <Takahiro.Kuwano@infineon.com> Link: https://lore.kernel.org/r/20230726075257.12985-2-tudor.ambarus@linaro.org Signed-off-by: Tudor Ambarus <tudor.ambarus@linaro.org>
216 lines
6.1 KiB
C
216 lines
6.1 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2005, Intec Automation Inc.
|
|
* Copyright (C) 2014, Freescale Semiconductor, Inc.
|
|
*/
|
|
|
|
#include <linux/mtd/spi-nor.h>
|
|
|
|
#include "core.h"
|
|
|
|
#define ATMEL_SR_GLOBAL_PROTECT_MASK GENMASK(5, 2)
|
|
|
|
/*
|
|
* The Atmel AT25FS010/AT25FS040 parts have some weird configuration for the
|
|
* block protection bits. We don't support them. But legacy behavior in linux
|
|
* is to unlock the whole flash array on startup. Therefore, we have to support
|
|
* exactly this operation.
|
|
*/
|
|
static int at25fs_nor_lock(struct spi_nor *nor, loff_t ofs, uint64_t len)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static int at25fs_nor_unlock(struct spi_nor *nor, loff_t ofs, uint64_t len)
|
|
{
|
|
int ret;
|
|
|
|
/* We only support unlocking the whole flash array */
|
|
if (ofs || len != nor->params->size)
|
|
return -EINVAL;
|
|
|
|
/* Write 0x00 to the status register to disable write protection */
|
|
ret = spi_nor_write_sr_and_check(nor, 0);
|
|
if (ret)
|
|
dev_dbg(nor->dev, "unable to clear BP bits, WP# asserted?\n");
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int at25fs_nor_is_locked(struct spi_nor *nor, loff_t ofs, uint64_t len)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static const struct spi_nor_locking_ops at25fs_nor_locking_ops = {
|
|
.lock = at25fs_nor_lock,
|
|
.unlock = at25fs_nor_unlock,
|
|
.is_locked = at25fs_nor_is_locked,
|
|
};
|
|
|
|
static int at25fs_nor_late_init(struct spi_nor *nor)
|
|
{
|
|
nor->params->locking_ops = &at25fs_nor_locking_ops;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct spi_nor_fixups at25fs_nor_fixups = {
|
|
.late_init = at25fs_nor_late_init,
|
|
};
|
|
|
|
/**
|
|
* atmel_nor_set_global_protection - Do a Global Protect or Unprotect command
|
|
* @nor: pointer to 'struct spi_nor'
|
|
* @ofs: offset in bytes
|
|
* @len: len in bytes
|
|
* @is_protect: if true do a Global Protect otherwise it is a Global Unprotect
|
|
*
|
|
* Return: 0 on success, -error otherwise.
|
|
*/
|
|
static int atmel_nor_set_global_protection(struct spi_nor *nor, loff_t ofs,
|
|
uint64_t len, bool is_protect)
|
|
{
|
|
int ret;
|
|
u8 sr;
|
|
|
|
/* We only support locking the whole flash array */
|
|
if (ofs || len != nor->params->size)
|
|
return -EINVAL;
|
|
|
|
ret = spi_nor_read_sr(nor, nor->bouncebuf);
|
|
if (ret)
|
|
return ret;
|
|
|
|
sr = nor->bouncebuf[0];
|
|
|
|
/* SRWD bit needs to be cleared, otherwise the protection doesn't change */
|
|
if (sr & SR_SRWD) {
|
|
sr &= ~SR_SRWD;
|
|
ret = spi_nor_write_sr_and_check(nor, sr);
|
|
if (ret) {
|
|
dev_dbg(nor->dev, "unable to clear SRWD bit, WP# asserted?\n");
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
if (is_protect) {
|
|
sr |= ATMEL_SR_GLOBAL_PROTECT_MASK;
|
|
/*
|
|
* Set the SRWD bit again as soon as we are protecting
|
|
* anything. This will ensure that the WP# pin is working
|
|
* correctly. By doing this we also behave the same as
|
|
* spi_nor_sr_lock(), which sets SRWD if any block protection
|
|
* is active.
|
|
*/
|
|
sr |= SR_SRWD;
|
|
} else {
|
|
sr &= ~ATMEL_SR_GLOBAL_PROTECT_MASK;
|
|
}
|
|
|
|
nor->bouncebuf[0] = sr;
|
|
|
|
/*
|
|
* We cannot use the spi_nor_write_sr_and_check() because this command
|
|
* isn't really setting any bits, instead it is an pseudo command for
|
|
* "Global Unprotect" or "Global Protect"
|
|
*/
|
|
return spi_nor_write_sr(nor, nor->bouncebuf, 1);
|
|
}
|
|
|
|
static int atmel_nor_global_protect(struct spi_nor *nor, loff_t ofs,
|
|
uint64_t len)
|
|
{
|
|
return atmel_nor_set_global_protection(nor, ofs, len, true);
|
|
}
|
|
|
|
static int atmel_nor_global_unprotect(struct spi_nor *nor, loff_t ofs,
|
|
uint64_t len)
|
|
{
|
|
return atmel_nor_set_global_protection(nor, ofs, len, false);
|
|
}
|
|
|
|
static int atmel_nor_is_global_protected(struct spi_nor *nor, loff_t ofs,
|
|
uint64_t len)
|
|
{
|
|
int ret;
|
|
|
|
if (ofs >= nor->params->size || (ofs + len) > nor->params->size)
|
|
return -EINVAL;
|
|
|
|
ret = spi_nor_read_sr(nor, nor->bouncebuf);
|
|
if (ret)
|
|
return ret;
|
|
|
|
return ((nor->bouncebuf[0] & ATMEL_SR_GLOBAL_PROTECT_MASK) == ATMEL_SR_GLOBAL_PROTECT_MASK);
|
|
}
|
|
|
|
static const struct spi_nor_locking_ops atmel_nor_global_protection_ops = {
|
|
.lock = atmel_nor_global_protect,
|
|
.unlock = atmel_nor_global_unprotect,
|
|
.is_locked = atmel_nor_is_global_protected,
|
|
};
|
|
|
|
static int atmel_nor_global_protection_late_init(struct spi_nor *nor)
|
|
{
|
|
nor->params->locking_ops = &atmel_nor_global_protection_ops;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct spi_nor_fixups atmel_nor_global_protection_fixups = {
|
|
.late_init = atmel_nor_global_protection_late_init,
|
|
};
|
|
|
|
static const struct flash_info atmel_nor_parts[] = {
|
|
/* Atmel -- some are (confusingly) marketed as "DataFlash" */
|
|
{ "at25fs010", INFO(0x1f6601, 0, 32 * 1024, 4)
|
|
FLAGS(SPI_NOR_HAS_LOCK)
|
|
NO_SFDP_FLAGS(SECT_4K)
|
|
.fixups = &at25fs_nor_fixups },
|
|
{ "at25fs040", INFO(0x1f6604, 0, 64 * 1024, 8)
|
|
FLAGS(SPI_NOR_HAS_LOCK)
|
|
NO_SFDP_FLAGS(SECT_4K)
|
|
.fixups = &at25fs_nor_fixups },
|
|
{ "at25df041a", INFO(0x1f4401, 0, 64 * 1024, 8)
|
|
FLAGS(SPI_NOR_HAS_LOCK | SPI_NOR_SWP_IS_VOLATILE)
|
|
NO_SFDP_FLAGS(SECT_4K)
|
|
.fixups = &atmel_nor_global_protection_fixups },
|
|
{ "at25df321", INFO(0x1f4700, 0, 64 * 1024, 64)
|
|
FLAGS(SPI_NOR_HAS_LOCK | SPI_NOR_SWP_IS_VOLATILE)
|
|
NO_SFDP_FLAGS(SECT_4K)
|
|
.fixups = &atmel_nor_global_protection_fixups },
|
|
{ "at25df321a", INFO(0x1f4701, 0, 64 * 1024, 64)
|
|
FLAGS(SPI_NOR_HAS_LOCK | SPI_NOR_SWP_IS_VOLATILE)
|
|
NO_SFDP_FLAGS(SECT_4K)
|
|
.fixups = &atmel_nor_global_protection_fixups },
|
|
{ "at25df641", INFO(0x1f4800, 0, 64 * 1024, 128)
|
|
FLAGS(SPI_NOR_HAS_LOCK | SPI_NOR_SWP_IS_VOLATILE)
|
|
NO_SFDP_FLAGS(SECT_4K)
|
|
.fixups = &atmel_nor_global_protection_fixups },
|
|
{ "at25sl321", INFO(0x1f4216, 0, 64 * 1024, 64)
|
|
NO_SFDP_FLAGS(SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
|
|
{ "at26f004", INFO(0x1f0400, 0, 64 * 1024, 8)
|
|
NO_SFDP_FLAGS(SECT_4K) },
|
|
{ "at26df081a", INFO(0x1f4501, 0, 64 * 1024, 16)
|
|
FLAGS(SPI_NOR_HAS_LOCK | SPI_NOR_SWP_IS_VOLATILE)
|
|
NO_SFDP_FLAGS(SECT_4K)
|
|
.fixups = &atmel_nor_global_protection_fixups },
|
|
{ "at26df161a", INFO(0x1f4601, 0, 64 * 1024, 32)
|
|
FLAGS(SPI_NOR_HAS_LOCK | SPI_NOR_SWP_IS_VOLATILE)
|
|
NO_SFDP_FLAGS(SECT_4K)
|
|
.fixups = &atmel_nor_global_protection_fixups },
|
|
{ "at26df321", INFO(0x1f4700, 0, 64 * 1024, 64)
|
|
FLAGS(SPI_NOR_HAS_LOCK | SPI_NOR_SWP_IS_VOLATILE)
|
|
NO_SFDP_FLAGS(SECT_4K)
|
|
.fixups = &atmel_nor_global_protection_fixups },
|
|
{ "at45db081d", INFO(0x1f2500, 0, 64 * 1024, 16)
|
|
NO_SFDP_FLAGS(SECT_4K) },
|
|
};
|
|
|
|
const struct spi_nor_manufacturer spi_nor_atmel = {
|
|
.name = "atmel",
|
|
.parts = atmel_nor_parts,
|
|
.nparts = ARRAY_SIZE(atmel_nor_parts),
|
|
};
|