mirror of
https://github.com/torvalds/linux.git
synced 2024-11-25 05:32:00 +00:00
3a2b97b321
The investigation of an initialization failure [1] highlighted that cxl_test does not reflect the init-order of real world systems. The expected order is root/bus first then async probing of the memory devices. Fix up cxl_test to reflect that order. While it did not reproduce the initial bug report (since that is dependent on built-in vs modular builds), it did reveal a separate latent bug in the subsystem's decoder shutdown flow. Fix for that sent separately. Link: http://lore.kernel.org/20241004212504.1246-1-gourry@gourry.net [1] Cc: Davidlohr Bueso <dave@stgolabs.net> Cc: Jonathan Cameron <jonathan.cameron@huawei.com> Cc: Dave Jiang <dave.jiang@intel.com> Cc: Alison Schofield <alison.schofield@intel.com> Cc: Vishal Verma <vishal.l.verma@intel.com> Cc: Ira Weiny <ira.weiny@intel.com> Signed-off-by: Dan Williams <dan.j.williams@intel.com> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Link: https://patch.msgid.link/172964784521.81806.15791069994065969243.stgit@dwillia2-xfh.jf.intel.com Signed-off-by: Ira Weiny <ira.weiny@intel.com> |
||
|---|---|---|
| .. | ||
| test | ||
| config_check.c | ||
| cxl_acpi_test.c | ||
| cxl_core_exports.c | ||
| cxl_core_test.c | ||
| cxl_mem_test.c | ||
| cxl_pmem_test.c | ||
| cxl_port_test.c | ||
| Kbuild | ||
| mock_acpi.c | ||
| watermark.h | ||