linux/arch/sh/kernel/cpu
Magnus Damm 02ab3f7079 sh: intc - shared IPR and INTC2 controller
This is the second version of the shared interrupt controller patch
for the sh architecture, fixing up handling of intc_reg_fns[].

The three main advantages with this controller over the existing
ones are:

	- Both priority (ipr) and bitmap (intc2) registers are
	  supported
	- External pin sense configuration is supported, ie edge
	  vs level triggered
	- CPU/Board specific code maps 1:1 with datasheet for
	  easy verification

This controller can easily coexist with the current IPR and INTC2
controllers, but the idea is that CPUs/Boards should be moved over
to this controller over time so we have a single code base to
maintain.

Signed-off-by: Magnus Damm <damm@igel.co.jp>
Signed-off-by: Paul Mundt <lethal@linux-sh.org>
2007-07-20 12:18:20 +09:00
..
irq sh: intc - shared IPR and INTC2 controller 2007-07-20 12:18:20 +09:00
sh2 sh: rework ipr code 2007-06-15 18:56:19 +09:00
sh2a sh: rework ipr code 2007-06-15 18:56:19 +09:00
sh3 sh: sh-rtc support for SH7709. 2007-07-16 09:51:39 +09:00
sh4 mm: Remove slab destructors from kmem_cache_create(). 2007-07-20 10:11:58 +09:00
sh4a sh: Fix irq assignment for uarts on sh7722 2007-07-20 12:18:20 +09:00
adc.c Linux-2.6.12-rc2 2005-04-16 15:20:36 -07:00
clock.c sh: Fix clock multiplier on SH7722. 2007-05-21 14:34:45 +09:00
init.c sh: Tidy up dependencies for SH-2 build. 2007-06-11 15:32:07 +09:00
Makefile sh: SH-MobileR SH7722 CPU support. 2006-12-12 08:42:09 +09:00
ubc.S fix file specification in comments 2006-10-03 23:01:26 +02:00