mirror of
https://github.com/torvalds/linux.git
synced 2024-11-23 04:31:50 +00:00
5a846abad0
At the CPU/ISA level, the J2 is compatible with SH-2, and thus the changes to add J2 support build on existing SH-2 support. However, J2 does not duplicate the memory-mapped SH-2 features like the cache interface. Instead, the cache interfaces is described in the device tree, and new code is added to be able to access the flat device tree at early boot before it is unflattened. Support is also added for receiving interrupts on trap numbers in the range 16 to 31, since the J-Core aic1 interrupt controller generates these traps. This range was unused but nominally for hardware exceptions on SH-2, and a few values in this range were used for exceptions on SH-2A, but SH-2A has its own version of the relevant code. No individual cpu subtypes are added for J2 since the intent moving forward is to represent SoCs with device tree rather than as hard-coded subtypes in the kernel. The CPU_SUBTYPE_J2 Kconfig item exists only to fit into the existing cpu selection mechanism until it is overhauled. Signed-off-by: Rich Felker <dalias@libc.org> |
||
|---|---|---|
| .. | ||
| alignment.c | ||
| asids-debugfs.c | ||
| cache-debugfs.c | ||
| cache-j2.c | ||
| cache-sh2.c | ||
| cache-sh2a.c | ||
| cache-sh3.c | ||
| cache-sh4.c | ||
| cache-sh5.c | ||
| cache-sh7705.c | ||
| cache-shx3.c | ||
| cache.c | ||
| consistent.c | ||
| extable_32.c | ||
| extable_64.c | ||
| fault.c | ||
| flush-sh4.c | ||
| gup.c | ||
| hugetlbpage.c | ||
| init.c | ||
| ioremap_fixed.c | ||
| ioremap.c | ||
| Kconfig | ||
| kmap.c | ||
| Makefile | ||
| mmap.c | ||
| nommu.c | ||
| numa.c | ||
| pgtable.c | ||
| pmb.c | ||
| sram.c | ||
| tlb-debugfs.c | ||
| tlb-pteaex.c | ||
| tlb-sh3.c | ||
| tlb-sh4.c | ||
| tlb-sh5.c | ||
| tlb-urb.c | ||
| tlbex_32.c | ||
| tlbex_64.c | ||
| tlbflush_32.c | ||
| tlbflush_64.c | ||
| uncached.c | ||