mirror of
https://github.com/torvalds/linux.git
synced 2024-11-07 20:51:47 +00:00
ARM: realview: set up cache correctly on the PB11MPCore
The L2 cache comes up in a "safe mode" on the PB11MPCore, as it has several issues. This sets it up properly with the right size and associativity, also requiring the outer sync to be disabled for the machine to boot properly. Cc: Russell King <linux@arm.linux.org.uk> Cc: Arnd Bergmann <arnd@arndb.de> Signed-off-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
parent
f0dba77620
commit
ef2a270592
@ -99,6 +99,19 @@
|
||||
<0 31 IRQ_TYPE_LEVEL_HIGH>;
|
||||
cache-unified;
|
||||
cache-level = <2>;
|
||||
/*
|
||||
* Override default cache size, sets and
|
||||
* associativity as these may be erroneously set
|
||||
* up by boot loader(s), probably for safety
|
||||
* since th outer sync operation can cause the
|
||||
* cache to hang unless disabled.
|
||||
*/
|
||||
cache-size = <1048576>; // 1MB
|
||||
cache-sets = <4096>;
|
||||
cache-line-size = <32>;
|
||||
arm,shared-override;
|
||||
arm,parity-enable;
|
||||
arm,outer-sync-disable;
|
||||
};
|
||||
|
||||
scu@1f000000 {
|
||||
|
Loading…
Reference in New Issue
Block a user