Minki/linux
1
0
Fork 1
mirror of https://github.com/torvalds/linux.git synced 2024-12-26 21:02:19 +00:00
Code Issues Packages Projects Releases Wiki Activity

drm/radeon/si: enable DMA pg by default

Browse Source 
Enable DMA powergating by default.  The DMA engines
will be powergated when not in use.

Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
Alex Deucher 2013-08-13 13:18:37 -04:00
parent 59a82d0e65
commit ca6ebb39df
2 changed files with 7 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/gpu/drm/radeon/radeon_asic.c
View File

@ -2389,9 +2389,9 @@ int radeon_asic_init(struct radeon_device *rdev)
RADEON_CG_SUPPORT_UVD_MGCG | RADEON_CG_SUPPORT_UVD_MGCG |
RADEON_CG_SUPPORT_HDP_LS | RADEON_CG_SUPPORT_HDP_LS |
RADEON_CG_SUPPORT_HDP_MGCG; RADEON_CG_SUPPORT_HDP_MGCG;
rdev->pg_flags = 0; rdev->pg_flags = 0 |
/*RADEON_PG_SUPPORT_GFX_CG | /*RADEON_PG_SUPPORT_GFX_CG | */
RADEON_PG_SUPPORT_SDMA;*/ RADEON_PG_SUPPORT_SDMA;
break; break;
case CHIP_OLAND: case CHIP_OLAND:
rdev->cg_flags = rdev->cg_flags =

16
drivers/gpu/drm/radeon/si.c
View File

@ -5279,13 +5279,6 @@ static void si_fini_cg(struct radeon_device *rdev)
RADEON_CG_BLOCK_HDP), false); RADEON_CG_BLOCK_HDP), false);
} }
void si_update_pg(struct radeon_device *rdev,
bool enable)
{
si_enable_dma_pg(rdev, enable);
si_enable_gfx_cgpg(rdev, enable);
}
u32 si_get_csb_size(struct radeon_device *rdev) u32 si_get_csb_size(struct radeon_device *rdev)
{ {
u32 count = 0; u32 count = 0;
@ -5387,7 +5380,8 @@ static void si_init_pg(struct radeon_device *rdev)
if (rdev->pg_flags & RADEON_PG_SUPPORT_GFX_CG) { if (rdev->pg_flags & RADEON_PG_SUPPORT_GFX_CG) {
si_init_gfx_cgpg(rdev); si_init_gfx_cgpg(rdev);
} }
si_update_pg(rdev, false); si_enable_dma_pg(rdev, true);
si_enable_gfx_cgpg(rdev, true);
} else { } else {
WREG32(RLC_SAVE_AND_RESTORE_BASE, rdev->rlc.save_restore_gpu_addr >> 8); WREG32(RLC_SAVE_AND_RESTORE_BASE, rdev->rlc.save_restore_gpu_addr >> 8);
WREG32(RLC_CLEAR_STATE_RESTORE_BASE, rdev->rlc.clear_state_gpu_addr >> 8); WREG32(RLC_CLEAR_STATE_RESTORE_BASE, rdev->rlc.clear_state_gpu_addr >> 8);
@ -5397,10 +5391,8 @@ static void si_init_pg(struct radeon_device *rdev)
static void si_fini_pg(struct radeon_device *rdev) static void si_fini_pg(struct radeon_device *rdev)
{ {
if (rdev->pg_flags) { if (rdev->pg_flags) {
if (rdev->pg_flags & RADEON_PG_SUPPORT_SDMA) si_enable_dma_pg(rdev, false);
si_enable_dma_pg(rdev, false); si_enable_gfx_cgpg(rdev, false);
if (rdev->pg_flags & RADEON_PG_SUPPORT_GFX_CG)
si_enable_gfx_cgpg(rdev, false);
} }
} }