mirror of
https://github.com/torvalds/linux.git
synced 2024-12-04 01:51:34 +00:00
MIPS: GIC: Move GIC_NUM_INTRS into platform irq.h
The value of GIC_NUM_INTRS is platform-specific. Using a default value from gic.h will result in incorrect behaviour on some systems, so require a suitable definition to be present in the platform's irq.h. Signed-off-by: Jeffrey Deans <jeffrey.deans@imgtec.com> Signed-off-by: Markos Chandras <markos.chandras@imgtec.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/7373/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
parent
822350bc90
commit
c975048165
@ -14,6 +14,8 @@
|
||||
#include <linux/bitmap.h>
|
||||
#include <linux/threads.h>
|
||||
|
||||
#include <irq.h>
|
||||
|
||||
#undef GICISBYTELITTLEENDIAN
|
||||
|
||||
/* Constants */
|
||||
@ -22,8 +24,6 @@
|
||||
#define GIC_TRIG_EDGE 1
|
||||
#define GIC_TRIG_LEVEL 0
|
||||
|
||||
#define GIC_NUM_INTRS (24 + NR_CPUS * 2)
|
||||
|
||||
#define MSK(n) ((1 << (n)) - 1)
|
||||
#define REG32(addr) (*(volatile unsigned int *) (addr))
|
||||
#define REG(base, offs) REG32((unsigned long)(base) + offs##_##OFS)
|
||||
|
@ -2,6 +2,7 @@
|
||||
#define __ASM_MACH_MIPS_IRQ_H
|
||||
|
||||
|
||||
#define GIC_NUM_INTRS (24 + NR_CPUS * 2)
|
||||
#define NR_IRQS 256
|
||||
|
||||
#include_next <irq.h>
|
||||
|
@ -1,6 +1,7 @@
|
||||
#ifndef __ASM_MACH_MIPS_IRQ_H
|
||||
#define __ASM_MACH_MIPS_IRQ_H
|
||||
|
||||
#define GIC_NUM_INTRS (24 + NR_CPUS * 2)
|
||||
#define NR_IRQS 256
|
||||
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user