mirror of
https://github.com/torvalds/linux.git
synced 2024-11-23 04:31:50 +00:00
drm/amd/display: Fix DCN32 DSC delay calculation
[Why] DCN32 DSC delay calculation had an unintentional integer division, resulting in a mismatch against the DML spreadsheet. [How] Cast numerator to double before performing the division. Reviewed-by: Alvin Lee <Alvin.Lee2@amd.com> Acked-by: Alex Hung <alex.hung@amd.com> Signed-off-by: George Shen <george.shen@amd.com> Tested-by: Mark Broadworth <mark.broadworth@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
8fe8ce896c
commit
bad610c97c
@ -1746,7 +1746,7 @@ unsigned int dml32_DSCDelayRequirement(bool DSCEnabled,
|
||||
}
|
||||
|
||||
DSCDelayRequirement_val = DSCDelayRequirement_val + (HTotal - HActive) *
|
||||
dml_ceil(DSCDelayRequirement_val / HActive, 1);
|
||||
dml_ceil((double)DSCDelayRequirement_val / HActive, 1);
|
||||
|
||||
DSCDelayRequirement_val = DSCDelayRequirement_val * PixelClock / PixelClockBackEnd;
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user