mirror of
https://github.com/torvalds/linux.git
synced 2024-12-05 10:32:35 +00:00
clk: tegra: Fixes for MBIST work around
Fix some incorrect data in LVL2 offset and bit mask.
Fixes: e403d00573
("clk: tegra: MBIST work around for Tegra210")
Signed-off-by: Joseph Lo <josephl@nvidia.com>
Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Acked-by: Jon Hunter <jonathanh@nvidia.com>
Acked-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
parent
923ca13231
commit
a4dbbceeee
@ -2603,7 +2603,7 @@ static struct tegra210_domain_mbist_war tegra210_pg_mbist_war[] = {
|
|||||||
[TEGRA_POWERGATE_MPE] = {
|
[TEGRA_POWERGATE_MPE] = {
|
||||||
.handle_lvl2_ovr = tegra210_generic_mbist_war,
|
.handle_lvl2_ovr = tegra210_generic_mbist_war,
|
||||||
.lvl2_offset = LVL2_CLK_GATE_OVRE,
|
.lvl2_offset = LVL2_CLK_GATE_OVRE,
|
||||||
.lvl2_mask = BIT(2),
|
.lvl2_mask = BIT(29),
|
||||||
},
|
},
|
||||||
[TEGRA_POWERGATE_SOR] = {
|
[TEGRA_POWERGATE_SOR] = {
|
||||||
.handle_lvl2_ovr = tegra210_generic_mbist_war,
|
.handle_lvl2_ovr = tegra210_generic_mbist_war,
|
||||||
@ -2654,14 +2654,14 @@ static struct tegra210_domain_mbist_war tegra210_pg_mbist_war[] = {
|
|||||||
.num_clks = ARRAY_SIZE(nvdec_slcg_clkids),
|
.num_clks = ARRAY_SIZE(nvdec_slcg_clkids),
|
||||||
.clk_init_data = nvdec_slcg_clkids,
|
.clk_init_data = nvdec_slcg_clkids,
|
||||||
.handle_lvl2_ovr = tegra210_generic_mbist_war,
|
.handle_lvl2_ovr = tegra210_generic_mbist_war,
|
||||||
.lvl2_offset = LVL2_CLK_GATE_OVRC,
|
.lvl2_offset = LVL2_CLK_GATE_OVRE,
|
||||||
.lvl2_mask = BIT(9) | BIT(31),
|
.lvl2_mask = BIT(9) | BIT(31),
|
||||||
},
|
},
|
||||||
[TEGRA_POWERGATE_NVJPG] = {
|
[TEGRA_POWERGATE_NVJPG] = {
|
||||||
.num_clks = ARRAY_SIZE(nvjpg_slcg_clkids),
|
.num_clks = ARRAY_SIZE(nvjpg_slcg_clkids),
|
||||||
.clk_init_data = nvjpg_slcg_clkids,
|
.clk_init_data = nvjpg_slcg_clkids,
|
||||||
.handle_lvl2_ovr = tegra210_generic_mbist_war,
|
.handle_lvl2_ovr = tegra210_generic_mbist_war,
|
||||||
.lvl2_offset = LVL2_CLK_GATE_OVRC,
|
.lvl2_offset = LVL2_CLK_GATE_OVRE,
|
||||||
.lvl2_mask = BIT(9) | BIT(31),
|
.lvl2_mask = BIT(9) | BIT(31),
|
||||||
},
|
},
|
||||||
[TEGRA_POWERGATE_AUD] = {
|
[TEGRA_POWERGATE_AUD] = {
|
||||||
|
Loading…
Reference in New Issue
Block a user