mirror of
https://github.com/torvalds/linux.git
synced 2024-12-03 09:31:26 +00:00
clk: tegra: Fix WARN_ON in PLL_RE registration
This fixes two things. - Read the correct IDDQ register - Check the correct IDDQ bit position Signed-off-by: Bill Huang <bilhuang@nvidia.com> Reviewed-by: Benson Leung <bleung@chromium.org> Signed-off-by: Rhyland Klein <rklein@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
parent
afff455cf4
commit
a4ca2b2fe7
@ -1735,7 +1735,8 @@ struct clk *tegra_clk_register_pllre(const char *name, const char *parent_name,
|
||||
|
||||
val = pll_readl_base(pll);
|
||||
if (val & PLL_BASE_ENABLE)
|
||||
WARN_ON(val & pll_params->iddq_bit_idx);
|
||||
WARN_ON(readl_relaxed(clk_base + pll_params->iddq_reg) &
|
||||
BIT(pll_params->iddq_bit_idx));
|
||||
else {
|
||||
int m;
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user