mirror of
https://github.com/torvalds/linux.git
synced 2024-12-12 22:23:55 +00:00
mtd: nand: denali: support two row address cycle devices
The register TWO_ROW_ADDR_CYCLES specifies the number of row address cycles of the device, but it is fixed to 0 in the driver init code (i.e. always 3 row address cycles). Reflect the result of nand_scan_ident() to the register setting in order to support 2 row address cycle devices. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Signed-off-by: Boris Brezillon <boris.brezillon@free-electrons.com>
This commit is contained in:
parent
14157f8614
commit
a3750a6422
@ -1137,8 +1137,6 @@ static void denali_hw_init(struct denali_nand_info *denali)
|
||||
|
||||
iowrite32(0xffff, denali->reg + SPARE_AREA_MARKER);
|
||||
|
||||
/* Should set value for these registers when init */
|
||||
iowrite32(0, denali->reg + TWO_ROW_ADDR_CYCLES);
|
||||
iowrite32(1, denali->reg + ECC_ENABLE);
|
||||
}
|
||||
|
||||
@ -1379,6 +1377,8 @@ int denali_init(struct denali_nand_info *denali)
|
||||
denali->reg + PAGES_PER_BLOCK);
|
||||
iowrite32(chip->options & NAND_BUSWIDTH_16 ? 1 : 0,
|
||||
denali->reg + DEVICE_WIDTH);
|
||||
iowrite32(chip->options & NAND_ROW_ADDR_3 ? 0 : TWO_ROW_ADDR_CYCLES__FLAG,
|
||||
denali->reg + TWO_ROW_ADDR_CYCLES);
|
||||
iowrite32(mtd->writesize, denali->reg + DEVICE_MAIN_AREA_SIZE);
|
||||
iowrite32(mtd->oobsize, denali->reg + DEVICE_SPARE_AREA_SIZE);
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user