Minki/linux
1
0
Fork 1
mirror of https://github.com/torvalds/linux.git synced 2024-11-24 21:21:41 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6

Browse Source 
Pull crypto fix from Herbert Xu:
 "This fixes an unaligned crash in XTS mode when using aseni_intel"

* git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6:
  crypto: aesni_intel - fix accessing of unaligned memory
This commit is contained in:
Linus Torvalds 2013-06-21 06:28:39 -10:00
commit 92616ee654
1 changed files with 32 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

48
arch/x86/crypto/aesni-intel_asm.S
View File

@ -2681,56 +2681,68 @@ ENTRY(aesni_xts_crypt8)
addq %rcx, KEYP addq %rcx, KEYP
movdqa IV, STATE1 movdqa IV, STATE1
pxor 0x00(INP), STATE1 movdqu 0x00(INP), INC
pxor INC, STATE1
movdqu IV, 0x00(OUTP) movdqu IV, 0x00(OUTP)
_aesni_gf128mul_x_ble() _aesni_gf128mul_x_ble()
movdqa IV, STATE2 movdqa IV, STATE2
pxor 0x10(INP), STATE2 movdqu 0x10(INP), INC
pxor INC, STATE2
movdqu IV, 0x10(OUTP) movdqu IV, 0x10(OUTP)
_aesni_gf128mul_x_ble() _aesni_gf128mul_x_ble()
movdqa IV, STATE3 movdqa IV, STATE3
pxor 0x20(INP), STATE3 movdqu 0x20(INP), INC
pxor INC, STATE3
movdqu IV, 0x20(OUTP) movdqu IV, 0x20(OUTP)
_aesni_gf128mul_x_ble() _aesni_gf128mul_x_ble()
movdqa IV, STATE4 movdqa IV, STATE4
pxor 0x30(INP), STATE4 movdqu 0x30(INP), INC
pxor INC, STATE4
movdqu IV, 0x30(OUTP) movdqu IV, 0x30(OUTP)
call *%r11 call *%r11
pxor 0x00(OUTP), STATE1 movdqu 0x00(OUTP), INC
pxor INC, STATE1
movdqu STATE1, 0x00(OUTP) movdqu STATE1, 0x00(OUTP)
_aesni_gf128mul_x_ble() _aesni_gf128mul_x_ble()
movdqa IV, STATE1 movdqa IV, STATE1
pxor 0x40(INP), STATE1 movdqu 0x40(INP), INC
pxor INC, STATE1
movdqu IV, 0x40(OUTP) movdqu IV, 0x40(OUTP)
pxor 0x10(OUTP), STATE2 movdqu 0x10(OUTP), INC
pxor INC, STATE2
movdqu STATE2, 0x10(OUTP) movdqu STATE2, 0x10(OUTP)
_aesni_gf128mul_x_ble() _aesni_gf128mul_x_ble()
movdqa IV, STATE2 movdqa IV, STATE2
pxor 0x50(INP), STATE2 movdqu 0x50(INP), INC
pxor INC, STATE2
movdqu IV, 0x50(OUTP) movdqu IV, 0x50(OUTP)
pxor 0x20(OUTP), STATE3 movdqu 0x20(OUTP), INC
pxor INC, STATE3
movdqu STATE3, 0x20(OUTP) movdqu STATE3, 0x20(OUTP)
_aesni_gf128mul_x_ble() _aesni_gf128mul_x_ble()
movdqa IV, STATE3 movdqa IV, STATE3
pxor 0x60(INP), STATE3 movdqu 0x60(INP), INC
pxor INC, STATE3
movdqu IV, 0x60(OUTP) movdqu IV, 0x60(OUTP)
pxor 0x30(OUTP), STATE4 movdqu 0x30(OUTP), INC
pxor INC, STATE4
movdqu STATE4, 0x30(OUTP) movdqu STATE4, 0x30(OUTP)
_aesni_gf128mul_x_ble() _aesni_gf128mul_x_ble()
movdqa IV, STATE4 movdqa IV, STATE4
pxor 0x70(INP), STATE4 movdqu 0x70(INP), INC
pxor INC, STATE4
movdqu IV, 0x70(OUTP) movdqu IV, 0x70(OUTP)
_aesni_gf128mul_x_ble() _aesni_gf128mul_x_ble()
@ -2738,16 +2750,20 @@ ENTRY(aesni_xts_crypt8)
call *%r11 call *%r11
pxor 0x40(OUTP), STATE1 movdqu 0x40(OUTP), INC
pxor INC, STATE1
movdqu STATE1, 0x40(OUTP) movdqu STATE1, 0x40(OUTP)
pxor 0x50(OUTP), STATE2 movdqu 0x50(OUTP), INC
pxor INC, STATE2
movdqu STATE2, 0x50(OUTP) movdqu STATE2, 0x50(OUTP)
pxor 0x60(OUTP), STATE3 movdqu 0x60(OUTP), INC
pxor INC, STATE3
movdqu STATE3, 0x60(OUTP) movdqu STATE3, 0x60(OUTP)
pxor 0x70(OUTP), STATE4 movdqu 0x70(OUTP), INC
pxor INC, STATE4
movdqu STATE4, 0x70(OUTP) movdqu STATE4, 0x70(OUTP)
ret ret