Minki/linux
1
0
Fork 1
mirror of https://github.com/torvalds/linux.git synced 2024-11-26 14:12:06 +00:00
Code Issues Packages Projects Releases Wiki Activity

rtase: Implement hardware configuration function

Browse Source 
Implement rtase_hw_config to set default hardware settings, including
setting interrupt mitigation, tx/rx DMA burst, interframe gap time,
rx packet filter, near fifo threshold and fill descriptor ring and
tally counter address, and enable flow control. When filling the
rx descriptor ring, the first group of queues needs to be processed
separately because the positions of the first group of queues are not
regular with other subsequent groups. The other queues are all newly
added features, but we want to retain the original design. So they were
not put together.

Signed-off-by: Justin Lai <justinlai0215@realtek.com>
Link: https://patch.msgid.link/20240904032114.247117-6-justinlai0215@realtek.com
Signed-off-by: Jakub Kicinski <kuba@kernel.org>
This commit is contained in:
Justin Lai 2024-09-04 11:21:06 +08:00 committed by Jakub Kicinski
parent 2bbba79e34
commit 85dd839ad1
1 changed files with 238 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

238
drivers/net/ethernet/realtek/rtase/rtase_main.c
View File

@ -452,6 +452,23 @@ err_out:
return -ENOMEM;
}
static void rtase_interrupt_mitigation(const struct rtase_private *tp)
{
u32 i;
for (i = 0; i < tp->func_tx_queue_num; i++)
rtase_w16(tp, RTASE_INT_MITI_TX + i * 2, tp->tx_int_mit);
for (i = 0; i < tp->func_rx_queue_num; i++)
rtase_w16(tp, RTASE_INT_MITI_RX + i * 2, tp->rx_int_mit);
}
static void rtase_tally_counter_addr_fill(const struct rtase_private *tp)
{
rtase_w32(tp, RTASE_DTCCR4, upper_32_bits(tp->tally_paddr));
rtase_w32(tp, RTASE_DTCCR0, lower_32_bits(tp->tally_paddr));
}
static void rtase_tally_counter_clear(const struct rtase_private *tp)
{
u32 cmd = lower_32_bits(tp->tally_paddr);
@ -460,6 +477,119 @@ static void rtase_tally_counter_clear(const struct rtase_private *tp)
rtase_w32(tp, RTASE_DTCCR0, cmd | RTASE_COUNTER_RESET);
}
static void rtase_desc_addr_fill(const struct rtase_private *tp)
{
const struct rtase_ring *ring;
u16 i, cmd, val;
int err;
for (i = 0; i < tp->func_tx_queue_num; i++) {
ring = &tp->tx_ring[i];
rtase_w32(tp, RTASE_TX_DESC_ADDR0,
lower_32_bits(ring->phy_addr));
rtase_w32(tp, RTASE_TX_DESC_ADDR4,
upper_32_bits(ring->phy_addr));
cmd = i | RTASE_TX_DESC_CMD_WE | RTASE_TX_DESC_CMD_CS;
rtase_w16(tp, RTASE_TX_DESC_COMMAND, cmd);
err = read_poll_timeout(rtase_r16, val,
!(val & RTASE_TX_DESC_CMD_CS), 10,
1000, false, tp,
RTASE_TX_DESC_COMMAND);
if (err == -ETIMEDOUT)
netdev_err(tp->dev,
"error occurred in fill tx descriptor\n");
}
for (i = 0; i < tp->func_rx_queue_num; i++) {
ring = &tp->rx_ring[i];
if (i == 0) {
rtase_w32(tp, RTASE_Q0_RX_DESC_ADDR0,
lower_32_bits(ring->phy_addr));
rtase_w32(tp, RTASE_Q0_RX_DESC_ADDR4,
upper_32_bits(ring->phy_addr));
} else {
rtase_w32(tp, (RTASE_Q1_RX_DESC_ADDR0 + ((i - 1) * 8)),
lower_32_bits(ring->phy_addr));
rtase_w32(tp, (RTASE_Q1_RX_DESC_ADDR4 + ((i - 1) * 8)),
upper_32_bits(ring->phy_addr));
}
}
}
static void rtase_hw_set_features(const struct net_device *dev,
netdev_features_t features)
{
const struct rtase_private *tp = netdev_priv(dev);
u16 rx_config, val;
rx_config = rtase_r16(tp, RTASE_RX_CONFIG_0);
if (features & NETIF_F_RXALL)
rx_config |= (RTASE_ACCEPT_ERR | RTASE_ACCEPT_RUNT);
else
rx_config &= ~(RTASE_ACCEPT_ERR | RTASE_ACCEPT_RUNT);
rtase_w16(tp, RTASE_RX_CONFIG_0, rx_config);
val = rtase_r16(tp, RTASE_CPLUS_CMD);
if (features & NETIF_F_RXCSUM)
rtase_w16(tp, RTASE_CPLUS_CMD, val | RTASE_RX_CHKSUM);
else
rtase_w16(tp, RTASE_CPLUS_CMD, val & ~RTASE_RX_CHKSUM);
rx_config = rtase_r16(tp, RTASE_RX_CONFIG_1);
if (dev->features & NETIF_F_HW_VLAN_CTAG_RX)
rx_config |= (RTASE_INNER_VLAN_DETAG_EN |
RTASE_OUTER_VLAN_DETAG_EN);
else
rx_config &= ~(RTASE_INNER_VLAN_DETAG_EN |
RTASE_OUTER_VLAN_DETAG_EN);
rtase_w16(tp, RTASE_RX_CONFIG_1, rx_config);
}
static void rtase_hw_set_rx_packet_filter(struct net_device *dev)
{
u32 mc_filter[2] = { 0xFFFFFFFF, 0xFFFFFFFF };
struct rtase_private *tp = netdev_priv(dev);
u16 rx_mode;
rx_mode = rtase_r16(tp, RTASE_RX_CONFIG_0) & ~RTASE_ACCEPT_MASK;
rx_mode |= RTASE_ACCEPT_BROADCAST | RTASE_ACCEPT_MYPHYS;
if (dev->flags & IFF_PROMISC) {
rx_mode |= RTASE_ACCEPT_MULTICAST | RTASE_ACCEPT_ALLPHYS;
} else if (dev->flags & IFF_ALLMULTI) {
rx_mode |= RTASE_ACCEPT_MULTICAST;
} else {
struct netdev_hw_addr *hw_addr;
mc_filter[0] = 0;
mc_filter[1] = 0;
netdev_for_each_mc_addr(hw_addr, dev) {
u32 bit_nr = eth_hw_addr_crc(hw_addr);
u32 idx = u32_get_bits(bit_nr, BIT(31));
u32 bit = u32_get_bits(bit_nr,
RTASE_MULTICAST_FILTER_MASK);
mc_filter[idx] |= BIT(bit);
rx_mode |= RTASE_ACCEPT_MULTICAST;
}
}
if (dev->features & NETIF_F_RXALL)
rx_mode |= RTASE_ACCEPT_ERR | RTASE_ACCEPT_RUNT;
rtase_w32(tp, RTASE_MAR0, swab32(mc_filter[1]));
rtase_w32(tp, RTASE_MAR1, swab32(mc_filter[0]));
rtase_w16(tp, RTASE_RX_CONFIG_0, rx_mode);
}
static void rtase_irq_dis_and_clear(const struct rtase_private *tp)
{
const struct rtase_int_vector *ivec = &tp->int_vector[0];
@ -534,6 +664,114 @@ static void rtase_hw_reset(const struct net_device *dev)
rtase_nic_reset(dev);
}
static void rtase_set_rx_queue(const struct rtase_private *tp)
{
u16 reg_data;
reg_data = rtase_r16(tp, RTASE_FCR);
switch (tp->func_rx_queue_num) {
case 1:
u16p_replace_bits(&reg_data, 0x1, RTASE_FCR_RXQ_MASK);
break;
case 2:
u16p_replace_bits(&reg_data, 0x2, RTASE_FCR_RXQ_MASK);
break;
case 4:
u16p_replace_bits(&reg_data, 0x3, RTASE_FCR_RXQ_MASK);
break;
}
rtase_w16(tp, RTASE_FCR, reg_data);
}
static void rtase_set_tx_queue(const struct rtase_private *tp)
{
u16 reg_data;
reg_data = rtase_r16(tp, RTASE_TX_CONFIG_1);
switch (tp->tx_queue_ctrl) {
case 1:
u16p_replace_bits(&reg_data, 0x0, RTASE_TC_MODE_MASK);
break;
case 2:
u16p_replace_bits(&reg_data, 0x1, RTASE_TC_MODE_MASK);
break;
case 3:
case 4:
u16p_replace_bits(&reg_data, 0x2, RTASE_TC_MODE_MASK);
break;
default:
u16p_replace_bits(&reg_data, 0x3, RTASE_TC_MODE_MASK);
break;
}
rtase_w16(tp, RTASE_TX_CONFIG_1, reg_data);
}
static void rtase_hw_config(struct net_device *dev)
{
const struct rtase_private *tp = netdev_priv(dev);
u32 reg_data32;
u16 reg_data16;
rtase_hw_reset(dev);
/* set rx dma burst */
reg_data16 = rtase_r16(tp, RTASE_RX_CONFIG_0);
reg_data16 &= ~(RTASE_RX_SINGLE_TAG | RTASE_RX_SINGLE_FETCH);
u16p_replace_bits(&reg_data16, RTASE_RX_DMA_BURST_256,
RTASE_RX_MX_DMA_MASK);
rtase_w16(tp, RTASE_RX_CONFIG_0, reg_data16);
/* new rx descritpor */
reg_data16 = rtase_r16(tp, RTASE_RX_CONFIG_1);
reg_data16 |= RTASE_RX_NEW_DESC_FORMAT_EN | RTASE_PCIE_NEW_FLOW;
u16p_replace_bits(&reg_data16, 0xF, RTASE_RX_MAX_FETCH_DESC_MASK);
rtase_w16(tp, RTASE_RX_CONFIG_1, reg_data16);
rtase_set_rx_queue(tp);
rtase_interrupt_mitigation(tp);
/* set tx dma burst size and interframe gap time */
reg_data32 = rtase_r32(tp, RTASE_TX_CONFIG_0);
u32p_replace_bits(&reg_data32, RTASE_TX_DMA_BURST_UNLIMITED,
RTASE_TX_DMA_MASK);
u32p_replace_bits(&reg_data32, RTASE_INTERFRAMEGAP,
RTASE_TX_INTER_FRAME_GAP_MASK);
rtase_w32(tp, RTASE_TX_CONFIG_0, reg_data32);
/* new tx descriptor */
reg_data16 = rtase_r16(tp, RTASE_TFUN_CTRL);
rtase_w16(tp, RTASE_TFUN_CTRL, reg_data16 |
RTASE_TX_NEW_DESC_FORMAT_EN);
/* tx fetch desc number */
rtase_w8(tp, RTASE_TDFNR, 0x10);
/* tag num select */
reg_data16 = rtase_r16(tp, RTASE_MTPS);
u16p_replace_bits(&reg_data16, 0x4, RTASE_TAG_NUM_SEL_MASK);
rtase_w16(tp, RTASE_MTPS, reg_data16);
rtase_set_tx_queue(tp);
rtase_w16(tp, RTASE_TOKSEL, 0x5555);
rtase_tally_counter_addr_fill(tp);
rtase_desc_addr_fill(tp);
rtase_hw_set_features(dev, dev->features);
/* enable flow control */
reg_data16 = rtase_r16(tp, RTASE_CPLUS_CMD);
reg_data16 |= (RTASE_FORCE_TXFLOW_EN | RTASE_FORCE_RXFLOW_EN);
rtase_w16(tp, RTASE_CPLUS_CMD, reg_data16);
/* set near fifo threshold - rx missed issue. */
rtase_w16(tp, RTASE_RFIFONFULL, 0x190);
rtase_w16(tp, RTASE_RMS, tp->rx_buf_sz);
rtase_hw_set_rx_packet_filter(dev);
}
static void rtase_nic_enable(const struct net_device *dev)
{
const struct rtase_private *tp = netdev_priv(dev);