mirror of
https://github.com/torvalds/linux.git
synced 2024-11-30 16:11:38 +00:00
MIPS: math-emu: dsemul: Correct description of the emulation frame
Remove irrelevant content from the description of the emulation frame in
`mips_dsemul', referring to bare-metal configurations. Update the text,
reflecting the change made with commit ba3049ed40
("MIPS: Switch FPU
emulator trap to BREAK instruction."), where we switched from using an
address error exception on an unaligned access to the use of a BREAK 514
instruction causing a breakpoint exception instead.
Signed-off-by: Maciej W. Rozycki <macro@imgtec.com>
Cc: Aurelien Jarno <aurelien@aurel32.net>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/12176/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
parent
69a1e6cbdf
commit
6e1715f7c3
@ -78,13 +78,8 @@ int mips_dsemul(struct pt_regs *regs, mips_instruction ir, unsigned long cpc)
|
||||
* Algorithmics used a system call instruction, and
|
||||
* borrowed that vector. MIPS/Linux version is a bit
|
||||
* more heavyweight in the interests of portability and
|
||||
* multiprocessor support. For Linux we generate a
|
||||
* an unaligned access and force an address error exception.
|
||||
*
|
||||
* For embedded systems (stand-alone) we prefer to use a
|
||||
* non-existing CP1 instruction. This prevents us from emulating
|
||||
* branches, but gives us a cleaner interface to the exception
|
||||
* handler (single entry point).
|
||||
* multiprocessor support. For Linux we use a BREAK 514
|
||||
* instruction causing a breakpoint exception.
|
||||
*/
|
||||
break_math = BREAK_MATH(get_isa16_mode(regs->cp0_epc));
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user