mirror of
https://github.com/torvalds/linux.git
synced 2024-11-15 08:31:55 +00:00
Doc/DT: Add DT binding doc for DRA7xx DSS
Add device tree binding documentation for DRA7xx display subsystem. Signed-off-by: Tomi Valkeinen <tomi.valkeinen@ti.com> Cc: devicetree@vger.kernel.org
This commit is contained in:
parent
472da57b1c
commit
6761a8f606
69
Documentation/devicetree/bindings/video/ti,dra7-dss.txt
Normal file
69
Documentation/devicetree/bindings/video/ti,dra7-dss.txt
Normal file
@ -0,0 +1,69 @@
|
||||
Texas Instruments DRA7x Display Subsystem
|
||||
=========================================
|
||||
|
||||
See Documentation/devicetree/bindings/video/ti,omap-dss.txt for generic
|
||||
description about OMAP Display Subsystem bindings.
|
||||
|
||||
DSS Core
|
||||
--------
|
||||
|
||||
Required properties:
|
||||
- compatible: "ti,dra7-dss"
|
||||
- reg: address and length of the register spaces for 'dss'
|
||||
- ti,hwmods: "dss_core"
|
||||
- clocks: handle to fclk
|
||||
- clock-names: "fck"
|
||||
- syscon: phandle to control module core syscon node
|
||||
|
||||
Optional properties:
|
||||
|
||||
Some DRA7xx SoCs have one dedicated video PLL, some have two. These properties
|
||||
can be used to describe the video PLLs:
|
||||
|
||||
- reg: address and length of the register spaces for 'pll1_clkctrl',
|
||||
'pll1', 'pll2_clkctrl', 'pll2'
|
||||
- clocks: handle to video1 pll clock and video2 pll clock
|
||||
- clock-names: "video1_clk" and "video2_clk"
|
||||
|
||||
Required nodes:
|
||||
- DISPC
|
||||
|
||||
Optional nodes:
|
||||
- DSS Submodules: HDMI
|
||||
- Video port for DPI output
|
||||
|
||||
DPI Endpoint required properties:
|
||||
- data-lines: number of lines used
|
||||
|
||||
|
||||
DISPC
|
||||
-----
|
||||
|
||||
Required properties:
|
||||
- compatible: "ti,dra7-dispc"
|
||||
- reg: address and length of the register space
|
||||
- ti,hwmods: "dss_dispc"
|
||||
- interrupts: the DISPC interrupt
|
||||
- clocks: handle to fclk
|
||||
- clock-names: "fck"
|
||||
|
||||
HDMI
|
||||
----
|
||||
|
||||
Required properties:
|
||||
- compatible: "ti,dra7-hdmi"
|
||||
- reg: addresses and lengths of the register spaces for 'wp', 'pll', 'phy',
|
||||
'core'
|
||||
- reg-names: "wp", "pll", "phy", "core"
|
||||
- interrupts: the HDMI interrupt line
|
||||
- ti,hwmods: "dss_hdmi"
|
||||
- vdda-supply: vdda power supply
|
||||
- clocks: handles to fclk and pll clock
|
||||
- clock-names: "fck", "sys_clk"
|
||||
|
||||
Optional nodes:
|
||||
- Video port for HDMI output
|
||||
|
||||
HDMI Endpoint optional properties:
|
||||
- lanes: list of 8 pin numbers for the HDMI lanes: CLK+, CLK-, D0+, D0-,
|
||||
D1+, D1-, D2+, D2-. (default: 0,1,2,3,4,5,6,7)
|
Loading…
Reference in New Issue
Block a user