mirror of
https://github.com/torvalds/linux.git
synced 2024-11-27 06:31:52 +00:00
iio: adc: ad7298: Fix alignment for DMA safety
____cacheline_aligned is an insufficient guarantee for non-coherent DMA
on platforms with 128 byte cachelines above L1. Switch to the updated
IIO_DMA_MINALIGN definition.
Fixes: be7fd3b86a
("iio:adc:ad7298 make the tx and rx buffers __be16")
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Acked-by: Nuno Sá <nuno.sa@analog.com>
Link: https://lore.kernel.org/r/20220508175712.647246-13-jic23@kernel.org
This commit is contained in:
parent
98295a206d
commit
585c9772f8
@ -49,7 +49,7 @@ struct ad7298_state {
|
||||
* DMA (thus cache coherency maintenance) requires the
|
||||
* transfer buffers to live in their own cache lines.
|
||||
*/
|
||||
__be16 rx_buf[12] ____cacheline_aligned;
|
||||
__be16 rx_buf[12] __aligned(IIO_DMA_MINALIGN);
|
||||
__be16 tx_buf[2];
|
||||
};
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user