mirror of
https://github.com/torvalds/linux.git
synced 2024-11-23 20:51:44 +00:00
MIPS: Octeon: fix CN6640 hang on XAUI init
Some CN66XX series Octeon II chips seem to hang if a reset is issued on XAUI initialization. Avoid the hang by disabling the reset. Tested on SNIC10E. Signed-off-by: Stijn Tintel <stijn@linux-ipv6.be> Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
This commit is contained in:
parent
4107fa700f
commit
407710a3b5
@ -156,8 +156,9 @@ int __cvmx_helper_xaui_enable(int interface)
|
|||||||
xauiCtl.u64 = cvmx_read_csr(CVMX_PCSXX_CONTROL1_REG(interface));
|
xauiCtl.u64 = cvmx_read_csr(CVMX_PCSXX_CONTROL1_REG(interface));
|
||||||
xauiCtl.s.lo_pwr = 0;
|
xauiCtl.s.lo_pwr = 0;
|
||||||
|
|
||||||
/* Issuing a reset here seems to hang some CN68XX chips. */
|
/* Issuing a reset here seems to hang some CN66XX/CN68XX chips. */
|
||||||
if (!OCTEON_IS_MODEL(OCTEON_CN68XX_PASS1_X) &&
|
if (!OCTEON_IS_MODEL(OCTEON_CN66XX) &&
|
||||||
|
!OCTEON_IS_MODEL(OCTEON_CN68XX_PASS1_X) &&
|
||||||
!OCTEON_IS_MODEL(OCTEON_CN68XX_PASS2_X))
|
!OCTEON_IS_MODEL(OCTEON_CN68XX_PASS2_X))
|
||||||
xauiCtl.s.reset = 1;
|
xauiCtl.s.reset = 1;
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user