Minki/linux
1
0
Fork 1
mirror of https://github.com/torvalds/linux.git synced 2024-10-30 08:42:47 +00:00
Code Issues Packages Projects Releases Wiki Activity

Staging: w35und: use msleep() and udelay()

Browse Source 
This patch removes the OS_SLEEP() wrapper and changes the call-sites to use
msleep() and udelay() where appropriate.

Signed-off-by: Pekka Enberg <penberg@cs.helsinki.fi>
Acked-by: Pavel Machek <pavel@suse.cz>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
This commit is contained in:
Pekka Enberg 2008-10-22 19:07:03 +03:00 committed by Greg Kroah-Hartman
parent 4fc838fe40
commit 34222e0a7b
8 changed files with 49 additions and 53 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/staging/winbond/linux/wb35reg.c
View File

@ -131,7 +131,7 @@ Wb35Reg_WriteSync( phw_data_t pHwData, u16 RegisterNo, u32 RegisterValue )
// 20060717.5 Wait until EP0VM stop // 20060717.5 Wait until EP0VM stop
while (pWb35Reg->EP0vm_state != VM_STOP) while (pWb35Reg->EP0vm_state != VM_STOP)
OS_SLEEP(10000); msleep(10);
// Sync IoCallDriver // Sync IoCallDriver
pWb35Reg->EP0vm_state = VM_RUNNING; pWb35Reg->EP0vm_state = VM_RUNNING;
@ -294,7 +294,7 @@ Wb35Reg_ReadSync( phw_data_t pHwData, u16 RegisterNo, u32 * pRegisterValue )
// 20060717.5 Wait until EP0VM stop // 20060717.5 Wait until EP0VM stop
while (pWb35Reg->EP0vm_state != VM_STOP) while (pWb35Reg->EP0vm_state != VM_STOP)
OS_SLEEP(10000); msleep(10);
pWb35Reg->EP0vm_state = VM_RUNNING; pWb35Reg->EP0vm_state = VM_RUNNING;
ret = usb_control_msg( pHwData->WbUsb.udev, ret = usb_control_msg( pHwData->WbUsb.udev,
@ -508,9 +508,9 @@ Wb35Reg_destroy(phw_data_t pHwData)
// Wait for Reg operation completed // Wait for Reg operation completed
do { do {
OS_SLEEP(10000); // Delay for waiting function enter 940623.1.a msleep(10); // Delay for waiting function enter 940623.1.a
} while (pWb35Reg->EP0vm_state != VM_STOP); } while (pWb35Reg->EP0vm_state != VM_STOP);
OS_SLEEP(10000); // Delay for waiting function enter 940623.1.b msleep(10); // Delay for waiting function enter 940623.1.b
// Release all the data in RegQueue // Release all the data in RegQueue
spin_lock_irq( &pWb35Reg->EP0VM_spin_lock ); spin_lock_irq( &pWb35Reg->EP0VM_spin_lock );

4
drivers/staging/winbond/linux/wb35rx.c
View File

@ -191,9 +191,9 @@ void Wb35Rx_destroy(phw_data_t pHwData)
PWB35RX pWb35Rx = &pHwData->Wb35Rx; PWB35RX pWb35Rx = &pHwData->Wb35Rx;
do { do {
OS_SLEEP(10000); // Delay for waiting function enter 940623.1.a msleep(10); // Delay for waiting function enter 940623.1.a
} while (pWb35Rx->EP3vm_state != VM_STOP); } while (pWb35Rx->EP3vm_state != VM_STOP);
OS_SLEEP(10000); // Delay for waiting function exit 940623.1.b msleep(10); // Delay for waiting function exit 940623.1.b
if (pWb35Rx->RxUrb) if (pWb35Rx->RxUrb)
usb_free_urb( pWb35Rx->RxUrb ); usb_free_urb( pWb35Rx->RxUrb );

4
drivers/staging/winbond/linux/wb35tx.c
View File

@ -175,9 +175,9 @@ void Wb35Tx_destroy(phw_data_t pHwData)
// Wait for VM stop // Wait for VM stop
do { do {
OS_SLEEP(10000); // Delay for waiting function enter 940623.1.a msleep(10); // Delay for waiting function enter 940623.1.a
} while( (pWb35Tx->EP2vm_state != VM_STOP) && (pWb35Tx->EP4vm_state != VM_STOP) ); } while( (pWb35Tx->EP2vm_state != VM_STOP) && (pWb35Tx->EP4vm_state != VM_STOP) );
OS_SLEEP(10000); // Delay for waiting function enter 940623.1.b msleep(10); // Delay for waiting function enter 940623.1.b
if (pWb35Tx->Tx4Urb) if (pWb35Tx->Tx4Urb)
usb_free_urb( pWb35Tx->Tx4Urb ); usb_free_urb( pWb35Tx->Tx4Urb );

4
drivers/staging/winbond/linux/wbusb_s.h
View File

@ -11,10 +11,6 @@
// //
//+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ //+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
#define OS_SLEEP( _MT ) { set_current_state(TASK_INTERRUPTIBLE); \
schedule_timeout( _MT*HZ/1000000 ); }
//--------------------------------------------------------------------------- //---------------------------------------------------------------------------
// RW_CONTEXT -- // RW_CONTEXT --
// //

10
drivers/staging/winbond/phy_calibration.c
View File

@ -1075,7 +1075,7 @@ void _tx_iq_calibration_winbond(hw_data_t *phw_data)
//; [BB-chip]: Calibration (6h). Caculate TX-path IQ imbalance and setting TX path IQ compensation table //; [BB-chip]: Calibration (6h). Caculate TX-path IQ imbalance and setting TX path IQ compensation table
//phy_set_rf_data(phw_data, 3, (3<<24)|0x025586); //phy_set_rf_data(phw_data, 3, (3<<24)|0x025586);
OS_SLEEP(30000); // 20060612.1.a 30ms delay. Add the follow 2 lines msleep(30); // 20060612.1.a 30ms delay. Add the follow 2 lines
//To adjust TXVGA to fit iq_mag_0 range from 1250 ~ 1750 //To adjust TXVGA to fit iq_mag_0 range from 1250 ~ 1750
adjust_TXVGA_for_iq_mag( phw_data ); adjust_TXVGA_for_iq_mag( phw_data );
@ -1698,7 +1698,7 @@ unsigned char adjust_TXVGA_for_iq_mag(hw_data_t *phw_data)
phw_data->txvga_setting_for_cal = current_txvga; phw_data->txvga_setting_for_cal = current_txvga;
//pa_stall_execution(30000);//Sleep(30); //pa_stall_execution(30000);//Sleep(30);
OS_SLEEP(30000); // 20060612.1.a msleep(30); // 20060612.1.a
if( !hw_get_dxx_reg(phw_data, REG_MODE_CTRL, &reg_mode_ctrl) ) // 20060718.1 modify if( !hw_get_dxx_reg(phw_data, REG_MODE_CTRL, &reg_mode_ctrl) ) // 20060718.1 modify
return FALSE; return FALSE;
@ -1715,10 +1715,10 @@ unsigned char adjust_TXVGA_for_iq_mag(hw_data_t *phw_data)
PHY_DEBUG(("[CAL] MODE_CTRL (write) = 0x%08X\n", reg_mode_ctrl)); PHY_DEBUG(("[CAL] MODE_CTRL (write) = 0x%08X\n", reg_mode_ctrl));
//pa_stall_execution(US); //pa_stall_execution(US);
OS_SLEEP(1); // 20060612.1.a udelay(1); // 20060612.1.a
//pa_stall_execution(300);//Sleep(30); //pa_stall_execution(300);//Sleep(30);
OS_SLEEP(300); // 20060612.1.a udelay(300); // 20060612.1.a
// b. // b.
hw_get_dxx_reg(phw_data, REG_CALIB_READ1, &val); hw_get_dxx_reg(phw_data, REG_CALIB_READ1, &val);
@ -1726,7 +1726,7 @@ unsigned char adjust_TXVGA_for_iq_mag(hw_data_t *phw_data)
PHY_DEBUG(("[CAL] CALIB_READ1 = 0x%08X\n", val)); PHY_DEBUG(("[CAL] CALIB_READ1 = 0x%08X\n", val));
//pa_stall_execution(US); //pa_stall_execution(US);
//pa_stall_execution(300);//Sleep(30); //pa_stall_execution(300);//Sleep(30);
OS_SLEEP(300); // 20060612.1.a udelay(300); // 20060612.1.a
iqcal_tone_i0 = _s13_to_s32(val & 0x00001FFF); iqcal_tone_i0 = _s13_to_s32(val & 0x00001FFF);
iqcal_tone_q0 = _s13_to_s32((val & 0x03FFE000) >> 13); iqcal_tone_q0 = _s13_to_s32((val & 0x03FFE000) >> 13);

66
drivers/staging/winbond/reg.c
View File

@ -976,9 +976,9 @@ void Uxx_power_on_procedure( phw_data_t pHwData )
// 20060511.1 Fix the following 4 steps for Rx of RF 2230 initial fail // 20060511.1 Fix the following 4 steps for Rx of RF 2230 initial fail
Wb35Reg_WriteSync( pHwData, 0x03d4, 0x80 );// regulator on only Wb35Reg_WriteSync( pHwData, 0x03d4, 0x80 );// regulator on only
OS_SLEEP(10000); // Modify 20051221.1.b msleep(10); // Modify 20051221.1.b
Wb35Reg_WriteSync( pHwData, 0x03d4, 0xb8 );// REG_ON RF_RSTN on, and Wb35Reg_WriteSync( pHwData, 0x03d4, 0xb8 );// REG_ON RF_RSTN on, and
OS_SLEEP(10000); // Modify 20051221.1.b msleep(10); // Modify 20051221.1.b
ltmp = 0x4968; ltmp = 0x4968;
if( (pHwData->phy_type == RF_WB_242) || if( (pHwData->phy_type == RF_WB_242) ||
@ -988,12 +988,12 @@ void Uxx_power_on_procedure( phw_data_t pHwData )
Wb35Reg_WriteSync( pHwData, 0x03d4, 0xa0 );// PLL_PD REF_PD set to 0 Wb35Reg_WriteSync( pHwData, 0x03d4, 0xa0 );// PLL_PD REF_PD set to 0
OS_SLEEP(20000); // Modify 20051221.1.b msleep(20); // Modify 20051221.1.b
Wb35Reg_ReadSync( pHwData, 0x03d0, &ltmp ); Wb35Reg_ReadSync( pHwData, 0x03d0, &ltmp );
loop = 500; // Wait for 5 second 20061101 loop = 500; // Wait for 5 second 20061101
while( !(ltmp & 0x20) && loop-- ) while( !(ltmp & 0x20) && loop-- )
{ {
OS_SLEEP(10000); // Modify 20051221.1.b msleep(10); // Modify 20051221.1.b
if( !Wb35Reg_ReadSync( pHwData, 0x03d0, &ltmp ) ) if( !Wb35Reg_ReadSync( pHwData, 0x03d0, &ltmp ) )
break; break;
} }
@ -1002,7 +1002,7 @@ void Uxx_power_on_procedure( phw_data_t pHwData )
} }
Wb35Reg_WriteSync( pHwData, 0x03b0, 1 );// Reset hardware first Wb35Reg_WriteSync( pHwData, 0x03b0, 1 );// Reset hardware first
OS_SLEEP(10000); // Add this 20051221.1.b msleep(10); // Add this 20051221.1.b
// Set burst write delay // Set burst write delay
Wb35Reg_WriteSync( pHwData, 0x03f8, 0x7ff ); Wb35Reg_WriteSync( pHwData, 0x03f8, 0x7ff );
@ -1167,23 +1167,23 @@ RFSynthesizer_initial(phw_data_t pHwData)
// 20060511.1 --- Modifying the follow step for Rx issue----------------- // 20060511.1 --- Modifying the follow step for Rx issue-----------------
ltmp = (1 << 31) | (0 << 30) | (20 << 24) | BitReverse( (0x07<<20)|0xE168E, 20); ltmp = (1 << 31) | (0 << 30) | (20 << 24) | BitReverse( (0x07<<20)|0xE168E, 20);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(10000); msleep(10);
ltmp = (1 << 31) | (0 << 30) | (20 << 24) | BitReverse( al2230_rf_data[7], 20); ltmp = (1 << 31) | (0 << 30) | (20 << 24) | BitReverse( al2230_rf_data[7], 20);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(10000); msleep(10);
case RF_AIROHA_2230S: // 20060420 Add this case RF_AIROHA_2230S: // 20060420 Add this
// 20060511.1 --- Modifying the follow step for Rx issue----------------- // 20060511.1 --- Modifying the follow step for Rx issue-----------------
Wb35Reg_WriteSync( pHwData, 0x03d4, 0x80 );// regulator on only Wb35Reg_WriteSync( pHwData, 0x03d4, 0x80 );// regulator on only
OS_SLEEP(10000); // Modify 20051221.1.b msleep(10); // Modify 20051221.1.b
Wb35Reg_WriteSync( pHwData, 0x03d4, 0xa0 );// PLL_PD REF_PD set to 0 Wb35Reg_WriteSync( pHwData, 0x03d4, 0xa0 );// PLL_PD REF_PD set to 0
OS_SLEEP(10000); // Modify 20051221.1.b msleep(10); // Modify 20051221.1.b
Wb35Reg_WriteSync( pHwData, 0x03d4, 0xe0 );// MLK_EN Wb35Reg_WriteSync( pHwData, 0x03d4, 0xe0 );// MLK_EN
Wb35Reg_WriteSync( pHwData, 0x03b0, 1 );// Reset hardware first Wb35Reg_WriteSync( pHwData, 0x03b0, 1 );// Reset hardware first
OS_SLEEP(10000); // Add this 20051221.1.b msleep(10); // Add this 20051221.1.b
//------------------------------------------------------------------------ //------------------------------------------------------------------------
// The follow code doesn't use the burst-write mode // The follow code doesn't use the burst-write mode
@ -1195,17 +1195,17 @@ RFSynthesizer_initial(phw_data_t pHwData)
Wb35Reg_WriteSync( pHwData, 0x105c, ltmp ); Wb35Reg_WriteSync( pHwData, 0x105c, ltmp );
pHwData->Wb35Reg.BB50 |= 0x13;//(MASK_IQCAL_MODE|MASK_CALIB_START);//20060315.1 modify pHwData->Wb35Reg.BB50 |= 0x13;//(MASK_IQCAL_MODE|MASK_CALIB_START);//20060315.1 modify
Wb35Reg_WriteSync( pHwData, 0x1050, pHwData->Wb35Reg.BB50); Wb35Reg_WriteSync( pHwData, 0x1050, pHwData->Wb35Reg.BB50);
OS_SLEEP(5000); msleep(5);
//phy_set_rf_data(phw_data, 0x0F, (0x0F<<20) | 0xF01B0); //Activate Filter Cal. //phy_set_rf_data(phw_data, 0x0F, (0x0F<<20) | 0xF01B0); //Activate Filter Cal.
ltmp = (1 << 31) | (0 << 30) | (20 << 24) | BitReverse( (0x0F<<20) | 0xF01B0, 20); ltmp = (1 << 31) | (0 << 30) | (20 << 24) | BitReverse( (0x0F<<20) | 0xF01B0, 20);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(5000); msleep(5);
//phy_set_rf_data(phw_data, 0x0F, (0x0F<<20) | 0xF01e0); //Activate TX DCC //phy_set_rf_data(phw_data, 0x0F, (0x0F<<20) | 0xF01e0); //Activate TX DCC
ltmp = (1 << 31) | (0 << 30) | (20 << 24) | BitReverse( (0x0F<<20) | 0xF01E0, 20); ltmp = (1 << 31) | (0 << 30) | (20 << 24) | BitReverse( (0x0F<<20) | 0xF01E0, 20);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(5000); msleep(5);
//phy_set_rf_data(phw_data, 0x0F, (0x0F<<20) | 0xF01A0); //Resotre Initial Setting //phy_set_rf_data(phw_data, 0x0F, (0x0F<<20) | 0xF01A0); //Resotre Initial Setting
ltmp = (1 << 31) | (0 << 30) | (20 << 24) | BitReverse( (0x0F<<20) | 0xF01A0, 20); ltmp = (1 << 31) | (0 << 30) | (20 << 24) | BitReverse( (0x0F<<20) | 0xF01A0, 20);
@ -1229,16 +1229,16 @@ RFSynthesizer_initial(phw_data_t pHwData)
//2.4GHz //2.4GHz
//ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x1ABA8F; //ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x1ABA8F;
//Wb35Reg_WriteSync pHwData, 0x0864, ltmp ); //Wb35Reg_WriteSync pHwData, 0x0864, ltmp );
//OS_SLEEP(1000); // Sleep 1 ms //msleep(1); // Sleep 1 ms
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x9ABA8F; ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x9ABA8F;
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(5000); msleep(5);
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x3ABA8F; ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x3ABA8F;
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(5000); msleep(5);
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x1ABA8F; ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x1ABA8F;
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(5000); msleep(5);
//5GHz //5GHz
Wb35Reg_WriteSync( pHwData, 0x03dc, 0x00000000 ); Wb35Reg_WriteSync( pHwData, 0x03dc, 0x00000000 );
@ -1251,7 +1251,7 @@ RFSynthesizer_initial(phw_data_t pHwData)
// Write to register. number must less and equal than 16 // Write to register. number must less and equal than 16
for( i=0; i<number; i++ ) for( i=0; i<number; i++ )
Wb35Reg_WriteSync( pHwData, 0x0864, pltmp[i] ); Wb35Reg_WriteSync( pHwData, 0x0864, pltmp[i] );
OS_SLEEP(5000); msleep(5);
Wb35Reg_WriteSync( pHwData, 0x03dc, 0x00000080 ); Wb35Reg_WriteSync( pHwData, 0x03dc, 0x00000080 );
#ifdef _PE_STATE_DUMP_ #ifdef _PE_STATE_DUMP_
@ -1262,13 +1262,13 @@ RFSynthesizer_initial(phw_data_t pHwData)
//Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); //Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x9ABA8F; ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x9ABA8F;
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(5000); msleep(5);
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x3ABA8F; ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x3ABA8F;
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(5000); msleep(5);
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x12BACF; ltmp = (1 << 31) | (0 << 30) | (24 << 24) | 0x12BACF;
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(5000); msleep(5);
//Wb35Reg_WriteSync( pHwData, 0x03dc, 0x00000080 ); //Wb35Reg_WriteSync( pHwData, 0x03dc, 0x00000080 );
//WBDEBUG(("* PLL_ON high\n")); //WBDEBUG(("* PLL_ON high\n"));
@ -1290,11 +1290,11 @@ RFSynthesizer_initial(phw_data_t pHwData)
//Calibration (1a.0). Synthesizer reset (HTHo corrected 2005/05/10) //Calibration (1a.0). Synthesizer reset (HTHo corrected 2005/05/10)
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x0F<<24) | 0x00101E, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x0F<<24) | 0x00101E, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP( 5000 ); // Sleep 5ms msleep(5); // Sleep 5ms
//Calibration (1a). VCO frequency calibration mode ; waiting 2msec VCO calibration time //Calibration (1a). VCO frequency calibration mode ; waiting 2msec VCO calibration time
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFE69c0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFE69c0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP( 2000 ); // Sleep 2ms msleep(2); // Sleep 2ms
//----- Calibration (2). TX baseband Gm-C filter auto-tuning //----- Calibration (2). TX baseband Gm-C filter auto-tuning
//Calibration (2a). turn off ENCAL signal //Calibration (2a). turn off ENCAL signal
@ -1309,7 +1309,7 @@ RFSynthesizer_initial(phw_data_t pHwData)
//Calibration (2c). turn-on TX Gm-C filter auto-tuning //Calibration (2c). turn-on TX Gm-C filter auto-tuning
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFCEBC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFCEBC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP( 150 ); // Sleep 150 us udelay(150); // Sleep 150 us
//turn off ENCAL signal //turn off ENCAL signal
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xF8EBC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xF8EBC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
@ -1327,7 +1327,7 @@ RFSynthesizer_initial(phw_data_t pHwData)
//Calibration (3c). turn-on RX Gm-C filter auto-tuning //Calibration (3c). turn-on RX Gm-C filter auto-tuning
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFEEDC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFEEDC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP( 150 ); // Sleep 150 us udelay(150); // Sleep 150 us
//Calibration (3e). turn off ENCAL signal //Calibration (3e). turn off ENCAL signal
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFAEDC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFAEDC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
@ -1336,7 +1336,7 @@ RFSynthesizer_initial(phw_data_t pHwData)
//Calibration (4a). TX LO leakage calibration //Calibration (4a). TX LO leakage calibration
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFD6BC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFD6BC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP( 150 ); // Sleep 150 us udelay(150); // Sleep 150 us
//----- Calibration (5). RX DC offset calibration //----- Calibration (5). RX DC offset calibration
//Calibration (5a). turn off ENCAL signal and set to RX SW DC caliration mode //Calibration (5a). turn off ENCAL signal and set to RX SW DC caliration mode
@ -1353,7 +1353,7 @@ RFSynthesizer_initial(phw_data_t pHwData)
//Calibration (5d). turn on RX DC offset cal function; and waiting 2 msec cal time //Calibration (5d). turn on RX DC offset cal function; and waiting 2 msec cal time
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFF6DC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFF6DC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(2000); // Sleep 2ms msleep(2); // Sleep 2ms
//Calibration (5f). turn off ENCAL signal //Calibration (5f). turn off ENCAL signal
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFAEDC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFAEDC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
@ -1365,7 +1365,7 @@ RFSynthesizer_initial(phw_data_t pHwData)
//Calibration (5d). turn on RX DC offset cal function; and waiting 2 msec cal time //Calibration (5d). turn on RX DC offset cal function; and waiting 2 msec cal time
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFF6DC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFF6DC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(2000); // Sleep 2ms msleep(2); // Sleep 2ms
//Calibration (5f). turn off ENCAL signal //Calibration (5f). turn off ENCAL signal
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFAEDC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFAEDC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
@ -1377,7 +1377,7 @@ RFSynthesizer_initial(phw_data_t pHwData)
//Calibration (5d). turn on RX DC offset cal function; and waiting 2 msec cal time //Calibration (5d). turn on RX DC offset cal function; and waiting 2 msec cal time
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFF6DC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFF6DC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(2000); // Sleep 2ms msleep(2); // Sleep 2ms
//Calibration (5f). turn off ENCAL signal //Calibration (5f). turn off ENCAL signal
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFAEDC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFAEDC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
@ -1389,7 +1389,7 @@ RFSynthesizer_initial(phw_data_t pHwData)
//Calibration (5d). turn on RX DC offset cal function; and waiting 2 msec cal time //Calibration (5d). turn on RX DC offset cal function; and waiting 2 msec cal time
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFF6DC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFF6DC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(2000); // Sleep 2ms msleep(2); // Sleep 2ms
//Calibration (5f). turn off ENCAL signal //Calibration (5f). turn off ENCAL signal
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFAEDC0, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xFAEDC0, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
@ -1399,16 +1399,16 @@ RFSynthesizer_initial(phw_data_t pHwData)
//; ----- Calibration (7). Switch RF chip to normal mode //; ----- Calibration (7). Switch RF chip to normal mode
//0x00 0xF86100 ; 3E184 ; Switch RF chip to normal mode //0x00 0xF86100 ; 3E184 ; Switch RF chip to normal mode
// OS_SLEEP(10000); // @@ 20060721 // msleep(10); // @@ 20060721
ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xF86100, 24); ltmp = (1 << 31) | (0 << 30) | (24 << 24) | BitReverse( (0x00<<24) | 0xF86100, 24);
Wb35Reg_WriteSync( pHwData, 0x0864, ltmp ); Wb35Reg_WriteSync( pHwData, 0x0864, ltmp );
OS_SLEEP(5000); // Sleep 5 ms msleep(5); // Sleep 5 ms
// //write back // //write back
// Wb35Reg_WriteSync( pHwData, 0x105c, pHwData->Wb35Reg.BB5C ); // Wb35Reg_WriteSync( pHwData, 0x105c, pHwData->Wb35Reg.BB5C );
// pHwData->Wb35Reg.BB50 &= ~0x13;//(MASK_IQCAL_MODE|MASK_CALIB_START); // 20060315.1 fix // pHwData->Wb35Reg.BB50 &= ~0x13;//(MASK_IQCAL_MODE|MASK_CALIB_START); // 20060315.1 fix
// Wb35Reg_WriteSync( pHwData, 0x1050, pHwData->Wb35Reg.BB50); // Wb35Reg_WriteSync( pHwData, 0x1050, pHwData->Wb35Reg.BB50);
// OS_SLEEP(1000); // Sleep 1 ms // msleep(1); // Sleep 1 ms
break; break;
} }
} }

2
drivers/staging/winbond/wbhal.c
View File

@ -80,7 +80,7 @@ void hal_halt(phw_data_t pHwData, void *ppa_data)
{ {
case 4: case 4:
case 3: OS_TIMER_CANCEL( &pHwData->LEDTimer, &cancel ); case 3: OS_TIMER_CANCEL( &pHwData->LEDTimer, &cancel );
OS_SLEEP(100000); // Wait for Timer DPC exit 940623.2 msleep(100); // Wait for Timer DPC exit 940623.2
Wb35Rx_destroy( pHwData ); // Release the Rx Wb35Rx_destroy( pHwData ); // Release the Rx
case 2: Wb35Tx_destroy( pHwData ); // Release the Tx case 2: Wb35Tx_destroy( pHwData ); // Release the Tx
case 1: Wb35Reg_destroy( pHwData ); // Release the Wb35 Regisster resources case 1: Wb35Reg_destroy( pHwData ); // Release the Wb35 Regisster resources

4
drivers/staging/winbond/wblinux.c
View File

@ -128,7 +128,7 @@ WbWlanHalt( PADAPTER Adapter )
#ifdef _PE_USB_INI_DUMP_ #ifdef _PE_USB_INI_DUMP_
WBDEBUG(("[w35und] Hal_stop O.K.\n")); WBDEBUG(("[w35und] Hal_stop O.K.\n"));
#endif #endif
OS_SLEEP(100000);// Waiting Irp completed msleep(100);// Waiting Irp completed
// Destroy the NDIS module // Destroy the NDIS module
WBLINUX_Destroy( Adapter ); WBLINUX_Destroy( Adapter );
@ -238,7 +238,7 @@ WbWLanInitialize(PADAPTER Adapter)
// Waiting for HAL setting OK // Waiting for HAL setting OK
while (!hal_idle(pHwData)) while (!hal_idle(pHwData))
OS_SLEEP(10000); msleep(10);
MTO_Init(Adapter); MTO_Init(Adapter);