mirror of
https://github.com/torvalds/linux.git
synced 2024-12-21 10:31:54 +00:00
drm/nvc0/pm: restrict pll mode to clocks that can actually use it
Fixes reclocking failure on some chips where we attempted to set PDAEMON to PLL mode. Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
This commit is contained in:
parent
44ab8cc56c
commit
1ae73f2f16
@ -269,7 +269,7 @@ calc_clk(struct drm_device *dev, int clk, struct nvc0_pm_clock *info, u32 freq)
|
||||
clk0 = calc_div(dev, clk, clk0, freq, &div1D);
|
||||
|
||||
/* see if we can get any closer using PLLs */
|
||||
if (clk0 != freq) {
|
||||
if (clk0 != freq && (0x00004387 & (1 << clk))) {
|
||||
if (clk < 7)
|
||||
clk1 = calc_pll(dev, clk, freq, &info->coef);
|
||||
else
|
||||
|
Loading…
Reference in New Issue
Block a user