mirror of
https://github.com/torvalds/linux.git
synced 2024-12-13 06:32:50 +00:00
ARM: S3C24XX: Remove macros mapping GPIO number to base
As part of the cleanup, remove the old macros mapping GPIO numbers to the base of the register now we have gpiolib to manage the GPIO mappings for us. Signed-off-by: Ben Dooks <ben-linux@fluff.org>
This commit is contained in:
parent
7987bd7a70
commit
1635ca4aaf
@ -16,7 +16,6 @@
|
||||
|
||||
#define S3C2410_GPIONO(bank,offset) ((bank) + (offset))
|
||||
|
||||
#define S3C2410_GPIO_BANKC (32*2)
|
||||
#define S3C2410_GPIO_BANKG (32*6)
|
||||
#define S3C2410_GPIO_BANKH (32*7)
|
||||
|
||||
|
@ -27,7 +27,7 @@ static inline struct s3c_gpio_chip *s3c_gpiolib_getchip(unsigned int pin)
|
||||
return NULL;
|
||||
|
||||
chip = &s3c24xx_gpios[pin/32];
|
||||
return (S3C2410_GPIO_OFFSET(pin) < chip->chip.ngpio) ? chip : NULL;
|
||||
return ((pin - chip->chip.base) < chip->chip.ngpio) ? chip : NULL;
|
||||
}
|
||||
|
||||
#endif /* __ASM_ARCH_GPIO_CORE_H */
|
||||
|
@ -17,29 +17,11 @@
|
||||
#include <mach/gpio-nrs.h>
|
||||
|
||||
#ifdef CONFIG_CPU_S3C2400
|
||||
#define S3C24XX_GPIO_BASE(x) S3C2400_GPIO_BASE(x)
|
||||
#define S3C24XX_MISCCR S3C2400_MISCCR
|
||||
#define S3C24XX_MISCCR S3C2400_MISCCR
|
||||
#else
|
||||
#define S3C24XX_GPIO_BASE(x) S3C2410_GPIO_BASE(x)
|
||||
#define S3C24XX_MISCCR S3C24XX_GPIOREG2(0x80)
|
||||
#define S3C24XX_MISCCR S3C24XX_GPIOREG2(0x80)
|
||||
#endif /* CONFIG_CPU_S3C2400 */
|
||||
|
||||
|
||||
/* S3C2400 doesn't have a 1:1 mapping to S3C2410 gpio base pins */
|
||||
|
||||
#define S3C2400_BANKNUM(pin) (((pin) & ~31) / 32)
|
||||
#define S3C2400_BASEA2B(pin) ((((pin) & ~31) >> 2))
|
||||
#define S3C2400_BASEC2H(pin) ((S3C2400_BANKNUM(pin) * 10) + \
|
||||
(2 * (S3C2400_BANKNUM(pin)-2)))
|
||||
|
||||
#define S3C2400_GPIO_BASE(pin) (pin < S3C2410_GPIO_BANKC ? \
|
||||
S3C2400_BASEA2B(pin)+S3C24XX_VA_GPIO : \
|
||||
S3C2400_BASEC2H(pin)+S3C24XX_VA_GPIO)
|
||||
|
||||
|
||||
#define S3C2410_GPIO_BASE(pin) ((((pin) & ~31) >> 1) + S3C24XX_VA_GPIO)
|
||||
#define S3C2410_GPIO_OFFSET(pin) ((pin) & 31)
|
||||
|
||||
/* general configuration options */
|
||||
|
||||
#define S3C2410_GPIO_LEAVE (0xFFFFFFFF)
|
||||
|
Loading…
Reference in New Issue
Block a user