mirror of
https://github.com/torvalds/linux.git
synced 2024-12-26 21:02:19 +00:00
ARM: dts: r8a7793: add MSTP10 clocks to device tree
Instantiate MSTP10 clocks in r8a7793 device tree. Based on similar work for the r8a7791 by Kuninori Morimoto. Cc: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
e1e7b6fa83
commit
072d326542
@ -963,6 +963,42 @@
|
||||
"qspi_mod", "i2c5", "i2c6", "i2c4",
|
||||
"i2c3", "i2c2", "i2c1", "i2c0";
|
||||
};
|
||||
mstp10_clks: mstp10_clks@e6150998 {
|
||||
compatible = "renesas,r8a7793-mstp-clocks", "renesas,cpg-mstp-clocks";
|
||||
reg = <0 0xe6150998 0 4>, <0 0xe61509a8 0 4>;
|
||||
clocks = <&p_clk>,
|
||||
<&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
|
||||
<&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
|
||||
<&p_clk>,
|
||||
<&mstp10_clks R8A7793_CLK_SCU_ALL>, <&mstp10_clks R8A7793_CLK_SCU_ALL>,
|
||||
<&mstp10_clks R8A7793_CLK_SCU_ALL>, <&mstp10_clks R8A7793_CLK_SCU_ALL>,
|
||||
<&mstp10_clks R8A7793_CLK_SCU_ALL>, <&mstp10_clks R8A7793_CLK_SCU_ALL>,
|
||||
<&mstp10_clks R8A7793_CLK_SCU_ALL>, <&mstp10_clks R8A7793_CLK_SCU_ALL>,
|
||||
<&mstp10_clks R8A7793_CLK_SCU_ALL>, <&mstp10_clks R8A7793_CLK_SCU_ALL>,
|
||||
<&mstp10_clks R8A7793_CLK_SCU_ALL>, <&mstp10_clks R8A7793_CLK_SCU_ALL>,
|
||||
<&mstp10_clks R8A7793_CLK_SCU_ALL>, <&mstp10_clks R8A7793_CLK_SCU_ALL>;
|
||||
|
||||
#clock-cells = <1>;
|
||||
clock-indices = <
|
||||
R8A7793_CLK_SSI_ALL
|
||||
R8A7793_CLK_SSI9 R8A7793_CLK_SSI8 R8A7793_CLK_SSI7 R8A7793_CLK_SSI6 R8A7793_CLK_SSI5
|
||||
R8A7793_CLK_SSI4 R8A7793_CLK_SSI3 R8A7793_CLK_SSI2 R8A7793_CLK_SSI1 R8A7793_CLK_SSI0
|
||||
R8A7793_CLK_SCU_ALL
|
||||
R8A7793_CLK_SCU_DVC1 R8A7793_CLK_SCU_DVC0
|
||||
R8A7793_CLK_SCU_CTU1_MIX1 R8A7793_CLK_SCU_CTU0_MIX0
|
||||
R8A7793_CLK_SCU_SRC9 R8A7793_CLK_SCU_SRC8 R8A7793_CLK_SCU_SRC7 R8A7793_CLK_SCU_SRC6 R8A7793_CLK_SCU_SRC5
|
||||
R8A7793_CLK_SCU_SRC4 R8A7793_CLK_SCU_SRC3 R8A7793_CLK_SCU_SRC2 R8A7793_CLK_SCU_SRC1 R8A7793_CLK_SCU_SRC0
|
||||
>;
|
||||
clock-output-names =
|
||||
"ssi-all",
|
||||
"ssi9", "ssi8", "ssi7", "ssi6", "ssi5",
|
||||
"ssi4", "ssi3", "ssi2", "ssi1", "ssi0",
|
||||
"scu-all",
|
||||
"scu-dvc1", "scu-dvc0",
|
||||
"scu-ctu1-mix1", "scu-ctu0-mix0",
|
||||
"scu-src9", "scu-src8", "scu-src7", "scu-src6", "scu-src5",
|
||||
"scu-src4", "scu-src3", "scu-src2", "scu-src1", "scu-src0";
|
||||
};
|
||||
mstp11_clks: mstp11_clks@e615099c {
|
||||
compatible = "renesas,r8a7793-mstp-clocks", "renesas,cpg-mstp-clocks";
|
||||
reg = <0 0xe615099c 0 4>, <0 0xe61509ac 0 4>;
|
||||
|
@ -145,6 +145,8 @@
|
||||
#define R8A7793_CLK_SCU_ALL 17
|
||||
#define R8A7793_CLK_SCU_DVC1 18
|
||||
#define R8A7793_CLK_SCU_DVC0 19
|
||||
#define R8A7793_CLK_SCU_CTU1_MIX1 20
|
||||
#define R8A7793_CLK_SCU_CTU0_MIX0 21
|
||||
#define R8A7793_CLK_SCU_SRC9 22
|
||||
#define R8A7793_CLK_SCU_SRC8 23
|
||||
#define R8A7793_CLK_SCU_SRC7 24
|
||||
|
Loading…
Reference in New Issue
Block a user