mirror of
https://github.com/torvalds/linux.git
synced 2024-11-23 04:31:50 +00:00
ssb: implement ssb spuravoid for chipid BCM43222
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de> Acked-by: Rafał Miłecki <zajec5@gmail.com> Signed-off-by: John W. Linville <linville@tuxdriver.com>
This commit is contained in:
parent
7af1ce0e0d
commit
00b38ab35d
@ -687,8 +687,23 @@ void ssb_pmu_spuravoid_pllupdate(struct ssb_chipcommon *cc, int spuravoid)
|
|||||||
pmu_ctl = SSB_CHIPCO_PMU_CTL_PLL_UPD;
|
pmu_ctl = SSB_CHIPCO_PMU_CTL_PLL_UPD;
|
||||||
break;
|
break;
|
||||||
case 43222:
|
case 43222:
|
||||||
/* TODO: BCM43222 requires updating PLLs too */
|
if (spuravoid == 1) {
|
||||||
return;
|
ssb_chipco_pll_write(cc, SSB_PMU1_PLLCTL0, 0x11500008);
|
||||||
|
ssb_chipco_pll_write(cc, SSB_PMU1_PLLCTL1, 0x0C000C06);
|
||||||
|
ssb_chipco_pll_write(cc, SSB_PMU1_PLLCTL2, 0x0F600a08);
|
||||||
|
ssb_chipco_pll_write(cc, SSB_PMU1_PLLCTL3, 0x00000000);
|
||||||
|
ssb_chipco_pll_write(cc, SSB_PMU1_PLLCTL4, 0x2001E920);
|
||||||
|
ssb_chipco_pll_write(cc, SSB_PMU1_PLLCTL5, 0x88888815);
|
||||||
|
} else {
|
||||||
|
ssb_chipco_pll_write(cc, SSB_PMU1_PLLCTL0, 0x11100008);
|
||||||
|
ssb_chipco_pll_write(cc, SSB_PMU1_PLLCTL1, 0x0c000c06);
|
||||||
|
ssb_chipco_pll_write(cc, SSB_PMU1_PLLCTL2, 0x03000a08);
|
||||||
|
ssb_chipco_pll_write(cc, SSB_PMU1_PLLCTL3, 0x00000000);
|
||||||
|
ssb_chipco_pll_write(cc, SSB_PMU1_PLLCTL4, 0x200005c0);
|
||||||
|
ssb_chipco_pll_write(cc, SSB_PMU1_PLLCTL5, 0x88888855);
|
||||||
|
}
|
||||||
|
pmu_ctl = SSB_CHIPCO_PMU_CTL_PLL_UPD;
|
||||||
|
break;
|
||||||
default:
|
default:
|
||||||
ssb_printk(KERN_ERR PFX
|
ssb_printk(KERN_ERR PFX
|
||||||
"Unknown spuravoidance settings for chip 0x%04X, not changing PLL\n",
|
"Unknown spuravoidance settings for chip 0x%04X, not changing PLL\n",
|
||||||
|
Loading…
Reference in New Issue
Block a user