usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 15:10:58 +00:00
|
|
|
config USB_DWC3
|
|
|
|
|
tristate "DesignWare USB3 DRD Core Support"
|
|
|
|
|
depends on (USB || USB_GADGET)
|
|
|
|
|
select USB_OTG_UTILS
|
2011-10-12 11:15:10 +00:00
|
|
|
select USB_GADGET_DUALSPEED
|
|
|
|
|
select USB_GADGET_SUPERSPEED
|
2011-10-12 11:08:26 +00:00
|
|
|
select USB_XHCI_PLATFORM
|
usb: Introduce DesignWare USB3 DRD Driver
The DesignWare USB3 is a highly
configurable IP Core which can be
instantiated as Dual-Role Device (DRD),
Peripheral Only and Host Only (XHCI)
configurations.
Several other parameters can be configured
like amount of FIFO space, amount of TX and
RX endpoints, amount of Host Interrupters,
etc.
The current driver has been validated with
a virtual model of version 1.73a of that core
and with an FPGA burned with version 1.83a
of the DRD core. We have support for PCIe
bus, which is used on FPGA prototyping, and
for the OMAP5, more adaptation (or glue)
layers can be easily added and the driver
is half prepared to handle any possible
configuration the HW engineer has chosen
considering we have the information on
one of the GHWPARAMS registers to do
runtime checking of certain features.
More runtime checks can, and should, be added
in order to make this driver even more flexible
with regards to number of endpoints, FIFO sizes,
transfer types, etc.
While this supports only the device side, for
now, we will add support for Host side (xHCI -
see the updated series Sebastian has sent [1])
and OTG after we have it all stabilized.
[1] http://marc.info/?l=linux-usb&m=131341992020339&w=2
Signed-off-by: Felipe Balbi <balbi@ti.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-08-19 15:10:58 +00:00
|
|
|
help
|
|
|
|
|
Say Y or M here if your system has a Dual Role SuperSpeed
|
|
|
|
|
USB controller based on the DesignWare USB3 IP Core.
|
|
|
|
|
|
|
|
|
|
If you choose to build this driver is a dynamically linked
|
|
|
|
|
module, the module will be called dwc3.ko.
|
|
|
|
|
|
|
|
|
|
if USB_DWC3
|
|
|
|
|
|
|
|
|
|
config USB_DWC3_DEBUG
|
|
|
|
|
bool "Enable Debugging Messages"
|
|
|
|
|
help
|
|
|
|
|
Say Y here to enable debugging messages on DWC3 Driver.
|
|
|
|
|
|
|
|
|
|
config USB_DWC3_VERBOSE
|
|
|
|
|
bool "Enable Verbose Debugging Messages"
|
|
|
|
|
depends on USB_DWC3_DEBUG
|
|
|
|
|
help
|
|
|
|
|
Say Y here to enable verbose debugging messages on DWC3 Driver.
|
|
|
|
|
|
|
|
|
|
endif
|