2012-01-10 08:44:39 +00:00
|
|
|
/*
|
|
|
|
* SMP support for R-Mobile / SH-Mobile - r8a7779 portion
|
|
|
|
*
|
|
|
|
* Copyright (C) 2011 Renesas Solutions Corp.
|
|
|
|
* Copyright (C) 2011 Magnus Damm
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; version 2 of the License.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/smp.h>
|
|
|
|
#include <linux/spinlock.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/delay.h>
|
2014-06-20 16:53:05 +00:00
|
|
|
|
2013-02-18 13:47:25 +00:00
|
|
|
#include <asm/cacheflush.h>
|
2012-01-20 11:01:12 +00:00
|
|
|
#include <asm/smp_plat.h>
|
2012-01-10 08:44:39 +00:00
|
|
|
#include <asm/smp_scu.h>
|
|
|
|
#include <asm/smp_twd.h>
|
2014-06-20 16:53:05 +00:00
|
|
|
|
2014-06-17 07:47:37 +00:00
|
|
|
#include "common.h"
|
2014-06-17 07:47:53 +00:00
|
|
|
#include "pm-rcar.h"
|
2014-06-20 16:53:05 +00:00
|
|
|
#include "r8a7779.h"
|
2012-01-10 08:44:39 +00:00
|
|
|
|
2012-03-09 23:16:40 +00:00
|
|
|
#define AVECR IOMEM(0xfe700040)
|
2013-02-18 13:47:16 +00:00
|
|
|
#define R8A7779_SCU_BASE 0xf0000000
|
2013-02-13 13:46:48 +00:00
|
|
|
|
2014-01-15 07:43:08 +00:00
|
|
|
static struct rcar_sysc_ch r8a7779_ch_cpu1 = {
|
2012-01-10 08:44:39 +00:00
|
|
|
.chan_offs = 0x40, /* PWRSR0 .. PWRER0 */
|
|
|
|
.chan_bit = 1, /* ARM1 */
|
|
|
|
.isr_bit = 1, /* ARM1 */
|
|
|
|
};
|
|
|
|
|
2014-01-15 07:43:08 +00:00
|
|
|
static struct rcar_sysc_ch r8a7779_ch_cpu2 = {
|
2012-01-10 08:44:39 +00:00
|
|
|
.chan_offs = 0x40, /* PWRSR0 .. PWRER0 */
|
|
|
|
.chan_bit = 2, /* ARM2 */
|
|
|
|
.isr_bit = 2, /* ARM2 */
|
|
|
|
};
|
|
|
|
|
2014-01-15 07:43:08 +00:00
|
|
|
static struct rcar_sysc_ch r8a7779_ch_cpu3 = {
|
2012-01-10 08:44:39 +00:00
|
|
|
.chan_offs = 0x40, /* PWRSR0 .. PWRER0 */
|
|
|
|
.chan_bit = 3, /* ARM3 */
|
|
|
|
.isr_bit = 3, /* ARM3 */
|
|
|
|
};
|
|
|
|
|
2014-01-15 07:43:08 +00:00
|
|
|
static struct rcar_sysc_ch *r8a7779_ch_cpu[4] = {
|
2012-01-10 08:44:39 +00:00
|
|
|
[1] = &r8a7779_ch_cpu1,
|
|
|
|
[2] = &r8a7779_ch_cpu2,
|
|
|
|
[3] = &r8a7779_ch_cpu3,
|
|
|
|
};
|
|
|
|
|
2014-12-16 09:39:31 +00:00
|
|
|
#if defined(CONFIG_HAVE_ARM_TWD) && !defined(CONFIG_ARCH_MULTIPLATFORM)
|
2013-02-18 13:47:16 +00:00
|
|
|
static DEFINE_TWD_LOCAL_TIMER(twd_local_timer, R8A7779_SCU_BASE + 0x600, 29);
|
2012-05-10 05:57:22 +00:00
|
|
|
void __init r8a7779_register_twd(void)
|
|
|
|
{
|
|
|
|
twd_local_timer_register(&twd_local_timer);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2011-09-08 12:15:22 +00:00
|
|
|
static int r8a7779_platform_cpu_kill(unsigned int cpu)
|
2012-01-10 08:44:39 +00:00
|
|
|
{
|
2014-01-15 07:43:08 +00:00
|
|
|
struct rcar_sysc_ch *ch = NULL;
|
2012-01-10 08:44:39 +00:00
|
|
|
int ret = -EIO;
|
|
|
|
|
|
|
|
cpu = cpu_logical_map(cpu);
|
|
|
|
|
|
|
|
if (cpu < ARRAY_SIZE(r8a7779_ch_cpu))
|
|
|
|
ch = r8a7779_ch_cpu[cpu];
|
|
|
|
|
|
|
|
if (ch)
|
2014-01-15 07:43:08 +00:00
|
|
|
ret = rcar_sysc_power_down(ch);
|
2012-01-10 08:44:39 +00:00
|
|
|
|
|
|
|
return ret ? ret : 1;
|
|
|
|
}
|
|
|
|
|
2013-06-17 19:43:14 +00:00
|
|
|
static int r8a7779_boot_secondary(unsigned int cpu, struct task_struct *idle)
|
2012-01-10 08:44:39 +00:00
|
|
|
{
|
2014-01-15 07:43:08 +00:00
|
|
|
struct rcar_sysc_ch *ch = NULL;
|
2013-07-31 07:07:31 +00:00
|
|
|
unsigned int lcpu = cpu_logical_map(cpu);
|
|
|
|
int ret;
|
2012-01-10 08:44:39 +00:00
|
|
|
|
2013-07-31 07:07:31 +00:00
|
|
|
if (lcpu < ARRAY_SIZE(r8a7779_ch_cpu))
|
|
|
|
ch = r8a7779_ch_cpu[lcpu];
|
2012-01-10 08:44:39 +00:00
|
|
|
|
|
|
|
if (ch)
|
2014-01-15 07:43:08 +00:00
|
|
|
ret = rcar_sysc_power_up(ch);
|
2013-07-31 07:07:31 +00:00
|
|
|
else
|
|
|
|
ret = -EIO;
|
2012-01-10 08:44:39 +00:00
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2011-09-08 12:15:22 +00:00
|
|
|
static void __init r8a7779_smp_prepare_cpus(unsigned int max_cpus)
|
2012-01-10 08:44:39 +00:00
|
|
|
{
|
2013-06-10 09:19:56 +00:00
|
|
|
/* Map the reset vector (in headsmp-scu.S, headsmp.S) */
|
|
|
|
__raw_writel(__pa(shmobile_boot_vector), AVECR);
|
|
|
|
shmobile_boot_fn = virt_to_phys(shmobile_boot_scu);
|
|
|
|
shmobile_boot_arg = (unsigned long)shmobile_scu_base;
|
2012-01-10 08:44:39 +00:00
|
|
|
|
2013-07-31 07:07:31 +00:00
|
|
|
/* setup r8a7779 specific SCU bits */
|
|
|
|
shmobile_scu_base = IOMEM(R8A7779_SCU_BASE);
|
|
|
|
shmobile_smp_scu_prepare_cpus(max_cpus);
|
2012-01-10 08:44:39 +00:00
|
|
|
|
|
|
|
r8a7779_pm_init();
|
|
|
|
|
|
|
|
/* power off secondary CPUs */
|
|
|
|
r8a7779_platform_cpu_kill(1);
|
|
|
|
r8a7779_platform_cpu_kill(2);
|
|
|
|
r8a7779_platform_cpu_kill(3);
|
|
|
|
}
|
2011-09-08 12:15:22 +00:00
|
|
|
|
2013-02-18 13:47:54 +00:00
|
|
|
#ifdef CONFIG_HOTPLUG_CPU
|
|
|
|
static int r8a7779_cpu_kill(unsigned int cpu)
|
|
|
|
{
|
2013-07-31 07:08:09 +00:00
|
|
|
if (shmobile_smp_scu_cpu_kill(cpu))
|
|
|
|
return r8a7779_platform_cpu_kill(cpu);
|
2013-02-18 13:47:54 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif /* CONFIG_HOTPLUG_CPU */
|
|
|
|
|
2011-09-08 12:15:22 +00:00
|
|
|
struct smp_operations r8a7779_smp_ops __initdata = {
|
|
|
|
.smp_prepare_cpus = r8a7779_smp_prepare_cpus,
|
|
|
|
.smp_boot_secondary = r8a7779_boot_secondary,
|
|
|
|
#ifdef CONFIG_HOTPLUG_CPU
|
2013-07-31 07:08:09 +00:00
|
|
|
.cpu_die = shmobile_smp_scu_cpu_die,
|
|
|
|
.cpu_kill = r8a7779_cpu_kill,
|
2011-09-08 12:15:22 +00:00
|
|
|
#endif
|
|
|
|
};
|