2016-11-03 18:34:34 +00:00
|
|
|
/*
|
|
|
|
|
* arch/arm64/include/asm/cpucaps.h
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2016 ARM Ltd.
|
|
|
|
|
*
|
|
|
|
|
* This program is free software: you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef __ASM_CPUCAPS_H
|
|
|
|
|
#define __ASM_CPUCAPS_H
|
|
|
|
|
|
|
|
|
|
#define ARM64_WORKAROUND_CLEAN_CACHE 0
|
|
|
|
|
#define ARM64_WORKAROUND_DEVICE_LOAD_ACQUIRE 1
|
|
|
|
|
#define ARM64_WORKAROUND_845719 2
|
|
|
|
|
#define ARM64_HAS_SYSREG_GIC_CPUIF 3
|
|
|
|
|
#define ARM64_HAS_PAN 4
|
|
|
|
|
#define ARM64_HAS_LSE_ATOMICS 5
|
|
|
|
|
#define ARM64_WORKAROUND_CAVIUM_23154 6
|
|
|
|
|
#define ARM64_WORKAROUND_834220 7
|
|
|
|
|
#define ARM64_HAS_NO_HW_PREFETCH 8
|
|
|
|
|
#define ARM64_HAS_UAO 9
|
|
|
|
|
#define ARM64_ALT_PAN_NOT_UAO 10
|
|
|
|
|
#define ARM64_HAS_VIRT_HOST_EXTN 11
|
|
|
|
|
#define ARM64_WORKAROUND_CAVIUM_27456 12
|
|
|
|
|
#define ARM64_HAS_32BIT_EL0 13
|
2018-02-27 17:38:08 +00:00
|
|
|
#define ARM64_HARDEN_EL2_VECTORS 14
|
2016-11-03 18:34:34 +00:00
|
|
|
#define ARM64_MISMATCHED_CACHE_LINE_SIZE 15
|
2016-12-14 00:39:21 +00:00
|
|
|
#define ARM64_HAS_NO_FPSIMD 16
|
2017-01-31 17:50:19 +00:00
|
|
|
#define ARM64_WORKAROUND_REPEAT_TLBI 17
|
2017-02-08 20:08:37 +00:00
|
|
|
#define ARM64_WORKAROUND_QCOM_FALKOR_E1003 18
|
2017-03-20 17:18:06 +00:00
|
|
|
#define ARM64_WORKAROUND_858921 19
|
2017-06-09 11:49:48 +00:00
|
|
|
#define ARM64_WORKAROUND_CAVIUM_30115 20
|
2017-07-25 10:55:42 +00:00
|
|
|
#define ARM64_HAS_DCPOP 21
|
2017-10-31 15:51:19 +00:00
|
|
|
#define ARM64_SVE 22
|
2017-11-14 14:38:19 +00:00
|
|
|
#define ARM64_UNMAP_KERNEL_AT_EL0 23
|
2018-01-03 11:17:58 +00:00
|
|
|
#define ARM64_HARDEN_BRANCH_PREDICTOR 24
|
2018-04-10 10:36:42 +00:00
|
|
|
#define ARM64_HAS_RAS_EXTN 25
|
|
|
|
|
#define ARM64_WORKAROUND_843419 26
|
|
|
|
|
#define ARM64_HAS_CACHE_IDC 27
|
|
|
|
|
#define ARM64_HAS_CACHE_DIC 28
|
|
|
|
|
#define ARM64_HW_DBM 29
|
2018-05-29 12:11:08 +00:00
|
|
|
#define ARM64_SSBD 30
|
2018-07-04 22:07:46 +00:00
|
|
|
#define ARM64_MISMATCHED_CACHE_TYPE 31
|
2018-08-22 12:07:56 +00:00
|
|
|
#define ARM64_HAS_STAGE2_FWB 32
|
2018-08-27 11:02:43 +00:00
|
|
|
#define ARM64_HAS_CRC32 33
|
2018-06-15 10:37:34 +00:00
|
|
|
#define ARM64_SSBS 34
|
2018-07-31 13:08:56 +00:00
|
|
|
#define ARM64_HAS_CNP 35
|
2016-11-03 18:34:34 +00:00
|
|
|
|
2018-07-31 13:08:56 +00:00
|
|
|
#define ARM64_NCAPS 36
|
2016-11-03 18:34:34 +00:00
|
|
|
|
|
|
|
|
#endif /* __ASM_CPUCAPS_H */
|
