blackfin architecture
This adds support for the Analog Devices Blackfin processor architecture, and
currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561
(Dual Core) devices, with a variety of development platforms including those
avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP,
BF561-EZKIT), and Bluetechnix! Tinyboards.
The Blackfin architecture was jointly developed by Intel and Analog Devices
Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in
December of 2000. Since then ADI has put this core into its Blackfin
processor family of devices. The Blackfin core has the advantages of a clean,
orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC
(Multiply/Accumulate), state-of-the-art signal processing engine and
single-instruction, multiple-data (SIMD) multimedia capabilities into a single
instruction-set architecture.
The Blackfin architecture, including the instruction set, is described by the
ADSP-BF53x/BF56x Blackfin Processor Programming Reference
http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf
The Blackfin processor is already supported by major releases of gcc, and
there are binary and source rpms/tarballs for many architectures at:
http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete
documentation, including "getting started" guides available at:
http://docs.blackfin.uclinux.org/ which provides links to the sources and
patches you will need in order to set up a cross-compiling environment for
bfin-linux-uclibc
This patch, as well as the other patches (toolchain, distribution,
uClibc) are actively supported by Analog Devices Inc, at:
http://blackfin.uclinux.org/
We have tested this on LTP, and our test plan (including pass/fails) can
be found at:
http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel
[m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files]
Signed-off-by: Bryan Wu <bryan.wu@analog.com>
Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl>
Signed-off-by: Aubrey Li <aubrey.li@analog.com>
Signed-off-by: Jie Zhang <jie.zhang@analog.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2007-05-06 21:50:22 +00:00
|
|
|
/*
|
|
|
|
|
* File: include/asm-blackfin/mach-bf537/blackfin.h
|
|
|
|
|
* Based on:
|
|
|
|
|
* Author:
|
|
|
|
|
*
|
|
|
|
|
* Created:
|
|
|
|
|
* Description:
|
|
|
|
|
*
|
|
|
|
|
* Rev:
|
|
|
|
|
*
|
|
|
|
|
* Modified:
|
|
|
|
|
*
|
|
|
|
|
*
|
|
|
|
|
* Bugs: Enter bugs at http://blackfin.uclinux.org/
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; either version 2, or (at your option)
|
|
|
|
|
* any later version.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; see the file COPYING.
|
|
|
|
|
* If not, write to the Free Software Foundation,
|
|
|
|
|
* 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _MACH_BLACKFIN_H_
|
|
|
|
|
#define _MACH_BLACKFIN_H_
|
|
|
|
|
|
|
|
|
|
#define BF537_FAMILY
|
|
|
|
|
|
|
|
|
|
#include "bf537.h"
|
|
|
|
|
#include "mem_map.h"
|
|
|
|
|
#include "defBF534.h"
|
|
|
|
|
#include "anomaly.h"
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_BF537) || defined(CONFIG_BF536)
|
|
|
|
|
#include "defBF537.h"
|
|
|
|
|
#endif
|
|
|
|
|
|
2007-07-25 03:50:42 +00:00
|
|
|
#if !defined(__ASSEMBLY__)
|
blackfin architecture
This adds support for the Analog Devices Blackfin processor architecture, and
currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561
(Dual Core) devices, with a variety of development platforms including those
avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP,
BF561-EZKIT), and Bluetechnix! Tinyboards.
The Blackfin architecture was jointly developed by Intel and Analog Devices
Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in
December of 2000. Since then ADI has put this core into its Blackfin
processor family of devices. The Blackfin core has the advantages of a clean,
orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC
(Multiply/Accumulate), state-of-the-art signal processing engine and
single-instruction, multiple-data (SIMD) multimedia capabilities into a single
instruction-set architecture.
The Blackfin architecture, including the instruction set, is described by the
ADSP-BF53x/BF56x Blackfin Processor Programming Reference
http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf
The Blackfin processor is already supported by major releases of gcc, and
there are binary and source rpms/tarballs for many architectures at:
http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete
documentation, including "getting started" guides available at:
http://docs.blackfin.uclinux.org/ which provides links to the sources and
patches you will need in order to set up a cross-compiling environment for
bfin-linux-uclibc
This patch, as well as the other patches (toolchain, distribution,
uClibc) are actively supported by Analog Devices Inc, at:
http://blackfin.uclinux.org/
We have tested this on LTP, and our test plan (including pass/fails) can
be found at:
http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel
[m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files]
Signed-off-by: Bryan Wu <bryan.wu@analog.com>
Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl>
Signed-off-by: Aubrey Li <aubrey.li@analog.com>
Signed-off-by: Jie Zhang <jie.zhang@analog.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2007-05-06 21:50:22 +00:00
|
|
|
#include "cdefBF534.h"
|
|
|
|
|
|
|
|
|
|
/* UART 0*/
|
|
|
|
|
#define bfin_read_UART_THR() bfin_read_UART0_THR()
|
|
|
|
|
#define bfin_write_UART_THR(val) bfin_write_UART0_THR(val)
|
|
|
|
|
#define bfin_read_UART_RBR() bfin_read_UART0_RBR()
|
|
|
|
|
#define bfin_write_UART_RBR(val) bfin_write_UART0_RBR(val)
|
|
|
|
|
#define bfin_read_UART_DLL() bfin_read_UART0_DLL()
|
|
|
|
|
#define bfin_write_UART_DLL(val) bfin_write_UART0_DLL(val)
|
|
|
|
|
#define bfin_read_UART_IER() bfin_read_UART0_IER()
|
|
|
|
|
#define bfin_write_UART_IER(val) bfin_write_UART0_IER(val)
|
|
|
|
|
#define bfin_read_UART_DLH() bfin_read_UART0_DLH()
|
|
|
|
|
#define bfin_write_UART_DLH(val) bfin_write_UART0_DLH(val)
|
|
|
|
|
#define bfin_read_UART_IIR() bfin_read_UART0_IIR()
|
|
|
|
|
#define bfin_write_UART_IIR(val) bfin_write_UART0_IIR(val)
|
|
|
|
|
#define bfin_read_UART_LCR() bfin_read_UART0_LCR()
|
|
|
|
|
#define bfin_write_UART_LCR(val) bfin_write_UART0_LCR(val)
|
|
|
|
|
#define bfin_read_UART_MCR() bfin_read_UART0_MCR()
|
|
|
|
|
#define bfin_write_UART_MCR(val) bfin_write_UART0_MCR(val)
|
|
|
|
|
#define bfin_read_UART_LSR() bfin_read_UART0_LSR()
|
|
|
|
|
#define bfin_write_UART_LSR(val) bfin_write_UART0_LSR(val)
|
|
|
|
|
#define bfin_read_UART_SCR() bfin_read_UART0_SCR()
|
|
|
|
|
#define bfin_write_UART_SCR(val) bfin_write_UART0_SCR(val)
|
|
|
|
|
#define bfin_read_UART_GCTL() bfin_read_UART0_GCTL()
|
|
|
|
|
#define bfin_write_UART_GCTL(val) bfin_write_UART0_GCTL(val)
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_BF537) || defined(CONFIG_BF536)
|
|
|
|
|
#include "cdefBF537.h"
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* MAP used DEFINES from BF533 to BF537 - so we don't need to change them in the driver, kernel, etc. */
|
|
|
|
|
|
|
|
|
|
/* UART_IIR Register */
|
|
|
|
|
#define STATUS(x) ((x << 1) & 0x06)
|
|
|
|
|
#define STATUS_P1 0x02
|
|
|
|
|
#define STATUS_P0 0x01
|
|
|
|
|
|
|
|
|
|
/* UART 0*/
|
|
|
|
|
|
|
|
|
|
/* DMA Channnel */
|
|
|
|
|
#define bfin_read_CH_UART_RX() bfin_read_CH_UART0_RX()
|
|
|
|
|
#define bfin_write_CH_UART_RX(val) bfin_write_CH_UART0_RX(val)
|
|
|
|
|
#define CH_UART_RX CH_UART0_RX
|
|
|
|
|
#define bfin_read_CH_UART_TX() bfin_read_CH_UART0_TX()
|
|
|
|
|
#define bfin_write_CH_UART_TX(val) bfin_write_CH_UART0_TX(val)
|
|
|
|
|
#define CH_UART_TX CH_UART0_TX
|
|
|
|
|
|
|
|
|
|
/* System Interrupt Controller */
|
|
|
|
|
#define bfin_read_IRQ_UART_RX() bfin_read_IRQ_UART0_RX()
|
|
|
|
|
#define bfin_write_IRQ_UART_RX(val) bfin_write_IRQ_UART0_RX(val)
|
|
|
|
|
#define IRQ_UART_RX IRQ_UART0_RX
|
|
|
|
|
#define bfin_read_IRQ_UART_TX() bfin_read_IRQ_UART0_TX()
|
|
|
|
|
#define bfin_write_IRQ_UART_TX(val) bfin_write_IRQ_UART0_TX(val)
|
|
|
|
|
#define IRQ_UART_TX IRQ_UART0_TX
|
|
|
|
|
#define bfin_read_IRQ_UART_ERROR() bfin_read_IRQ_UART0_ERROR()
|
|
|
|
|
#define bfin_write_IRQ_UART_ERROR(val) bfin_write_IRQ_UART0_ERROR(val)
|
|
|
|
|
#define IRQ_UART_ERROR IRQ_UART0_ERROR
|
|
|
|
|
|
|
|
|
|
/* MMR Registers*/
|
|
|
|
|
#define bfin_read_UART_THR() bfin_read_UART0_THR()
|
|
|
|
|
#define bfin_write_UART_THR(val) bfin_write_UART0_THR(val)
|
|
|
|
|
#define UART_THR UART0_THR
|
|
|
|
|
#define bfin_read_UART_RBR() bfin_read_UART0_RBR()
|
|
|
|
|
#define bfin_write_UART_RBR(val) bfin_write_UART0_RBR(val)
|
|
|
|
|
#define UART_RBR UART0_RBR
|
|
|
|
|
#define bfin_read_UART_DLL() bfin_read_UART0_DLL()
|
|
|
|
|
#define bfin_write_UART_DLL(val) bfin_write_UART0_DLL(val)
|
|
|
|
|
#define UART_DLL UART0_DLL
|
|
|
|
|
#define bfin_read_UART_IER() bfin_read_UART0_IER()
|
|
|
|
|
#define bfin_write_UART_IER(val) bfin_write_UART0_IER(val)
|
|
|
|
|
#define UART_IER UART0_IER
|
|
|
|
|
#define bfin_read_UART_DLH() bfin_read_UART0_DLH()
|
|
|
|
|
#define bfin_write_UART_DLH(val) bfin_write_UART0_DLH(val)
|
|
|
|
|
#define UART_DLH UART0_DLH
|
|
|
|
|
#define bfin_read_UART_IIR() bfin_read_UART0_IIR()
|
|
|
|
|
#define bfin_write_UART_IIR(val) bfin_write_UART0_IIR(val)
|
|
|
|
|
#define UART_IIR UART0_IIR
|
|
|
|
|
#define bfin_read_UART_LCR() bfin_read_UART0_LCR()
|
|
|
|
|
#define bfin_write_UART_LCR(val) bfin_write_UART0_LCR(val)
|
|
|
|
|
#define UART_LCR UART0_LCR
|
|
|
|
|
#define bfin_read_UART_MCR() bfin_read_UART0_MCR()
|
|
|
|
|
#define bfin_write_UART_MCR(val) bfin_write_UART0_MCR(val)
|
|
|
|
|
#define UART_MCR UART0_MCR
|
|
|
|
|
#define bfin_read_UART_LSR() bfin_read_UART0_LSR()
|
|
|
|
|
#define bfin_write_UART_LSR(val) bfin_write_UART0_LSR(val)
|
|
|
|
|
#define UART_LSR UART0_LSR
|
|
|
|
|
#define bfin_read_UART_SCR() bfin_read_UART0_SCR()
|
|
|
|
|
#define bfin_write_UART_SCR(val) bfin_write_UART0_SCR(val)
|
|
|
|
|
#define UART_SCR UART0_SCR
|
|
|
|
|
#define bfin_read_UART_GCTL() bfin_read_UART0_GCTL()
|
|
|
|
|
#define bfin_write_UART_GCTL(val) bfin_write_UART0_GCTL(val)
|
|
|
|
|
#define UART_GCTL UART0_GCTL
|
|
|
|
|
|
|
|
|
|
/* DPMC*/
|
|
|
|
|
#define bfin_read_STOPCK_OFF() bfin_read_STOPCK()
|
|
|
|
|
#define bfin_write_STOPCK_OFF(val) bfin_write_STOPCK(val)
|
|
|
|
|
#define STOPCK_OFF STOPCK
|
|
|
|
|
|
|
|
|
|
/* PLL_DIV Masks */
|
|
|
|
|
#define CCLK_DIV1 CSEL_DIV1 /* CCLK = VCO / 1 */
|
|
|
|
|
#define CCLK_DIV2 CSEL_DIV2 /* CCLK = VCO / 2 */
|
|
|
|
|
#define CCLK_DIV4 CSEL_DIV4 /* CCLK = VCO / 4 */
|
|
|
|
|
#define CCLK_DIV8 CSEL_DIV8 /* CCLK = VCO / 8 */
|
|
|
|
|
|
|
|
|
|
#endif
|
