2019-06-04 08:11:33 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
2018-12-04 01:43:23 +00:00
|
|
|
/*
|
|
|
|
* arch/arm64/lib/xor-neon.c
|
|
|
|
*
|
|
|
|
* Authors: Jackie Liu <liuyun01@kylinos.cn>
|
|
|
|
* Copyright (C) 2018,Tianjin KYLIN Information Technology Co., Ltd.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/raid/xor.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <asm/neon-intrinsics.h>
|
|
|
|
|
|
|
|
void xor_arm64_neon_2(unsigned long bytes, unsigned long *p1,
|
|
|
|
unsigned long *p2)
|
|
|
|
{
|
|
|
|
uint64_t *dp1 = (uint64_t *)p1;
|
|
|
|
uint64_t *dp2 = (uint64_t *)p2;
|
|
|
|
|
|
|
|
register uint64x2_t v0, v1, v2, v3;
|
|
|
|
long lines = bytes / (sizeof(uint64x2_t) * 4);
|
|
|
|
|
|
|
|
do {
|
|
|
|
/* p1 ^= p2 */
|
|
|
|
v0 = veorq_u64(vld1q_u64(dp1 + 0), vld1q_u64(dp2 + 0));
|
|
|
|
v1 = veorq_u64(vld1q_u64(dp1 + 2), vld1q_u64(dp2 + 2));
|
|
|
|
v2 = veorq_u64(vld1q_u64(dp1 + 4), vld1q_u64(dp2 + 4));
|
|
|
|
v3 = veorq_u64(vld1q_u64(dp1 + 6), vld1q_u64(dp2 + 6));
|
|
|
|
|
|
|
|
/* store */
|
|
|
|
vst1q_u64(dp1 + 0, v0);
|
|
|
|
vst1q_u64(dp1 + 2, v1);
|
|
|
|
vst1q_u64(dp1 + 4, v2);
|
|
|
|
vst1q_u64(dp1 + 6, v3);
|
|
|
|
|
|
|
|
dp1 += 8;
|
|
|
|
dp2 += 8;
|
|
|
|
} while (--lines > 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
void xor_arm64_neon_3(unsigned long bytes, unsigned long *p1,
|
|
|
|
unsigned long *p2, unsigned long *p3)
|
|
|
|
{
|
|
|
|
uint64_t *dp1 = (uint64_t *)p1;
|
|
|
|
uint64_t *dp2 = (uint64_t *)p2;
|
|
|
|
uint64_t *dp3 = (uint64_t *)p3;
|
|
|
|
|
|
|
|
register uint64x2_t v0, v1, v2, v3;
|
|
|
|
long lines = bytes / (sizeof(uint64x2_t) * 4);
|
|
|
|
|
|
|
|
do {
|
|
|
|
/* p1 ^= p2 */
|
|
|
|
v0 = veorq_u64(vld1q_u64(dp1 + 0), vld1q_u64(dp2 + 0));
|
|
|
|
v1 = veorq_u64(vld1q_u64(dp1 + 2), vld1q_u64(dp2 + 2));
|
|
|
|
v2 = veorq_u64(vld1q_u64(dp1 + 4), vld1q_u64(dp2 + 4));
|
|
|
|
v3 = veorq_u64(vld1q_u64(dp1 + 6), vld1q_u64(dp2 + 6));
|
|
|
|
|
|
|
|
/* p1 ^= p3 */
|
|
|
|
v0 = veorq_u64(v0, vld1q_u64(dp3 + 0));
|
|
|
|
v1 = veorq_u64(v1, vld1q_u64(dp3 + 2));
|
|
|
|
v2 = veorq_u64(v2, vld1q_u64(dp3 + 4));
|
|
|
|
v3 = veorq_u64(v3, vld1q_u64(dp3 + 6));
|
|
|
|
|
|
|
|
/* store */
|
|
|
|
vst1q_u64(dp1 + 0, v0);
|
|
|
|
vst1q_u64(dp1 + 2, v1);
|
|
|
|
vst1q_u64(dp1 + 4, v2);
|
|
|
|
vst1q_u64(dp1 + 6, v3);
|
|
|
|
|
|
|
|
dp1 += 8;
|
|
|
|
dp2 += 8;
|
|
|
|
dp3 += 8;
|
|
|
|
} while (--lines > 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
void xor_arm64_neon_4(unsigned long bytes, unsigned long *p1,
|
|
|
|
unsigned long *p2, unsigned long *p3, unsigned long *p4)
|
|
|
|
{
|
|
|
|
uint64_t *dp1 = (uint64_t *)p1;
|
|
|
|
uint64_t *dp2 = (uint64_t *)p2;
|
|
|
|
uint64_t *dp3 = (uint64_t *)p3;
|
|
|
|
uint64_t *dp4 = (uint64_t *)p4;
|
|
|
|
|
|
|
|
register uint64x2_t v0, v1, v2, v3;
|
|
|
|
long lines = bytes / (sizeof(uint64x2_t) * 4);
|
|
|
|
|
|
|
|
do {
|
|
|
|
/* p1 ^= p2 */
|
|
|
|
v0 = veorq_u64(vld1q_u64(dp1 + 0), vld1q_u64(dp2 + 0));
|
|
|
|
v1 = veorq_u64(vld1q_u64(dp1 + 2), vld1q_u64(dp2 + 2));
|
|
|
|
v2 = veorq_u64(vld1q_u64(dp1 + 4), vld1q_u64(dp2 + 4));
|
|
|
|
v3 = veorq_u64(vld1q_u64(dp1 + 6), vld1q_u64(dp2 + 6));
|
|
|
|
|
|
|
|
/* p1 ^= p3 */
|
|
|
|
v0 = veorq_u64(v0, vld1q_u64(dp3 + 0));
|
|
|
|
v1 = veorq_u64(v1, vld1q_u64(dp3 + 2));
|
|
|
|
v2 = veorq_u64(v2, vld1q_u64(dp3 + 4));
|
|
|
|
v3 = veorq_u64(v3, vld1q_u64(dp3 + 6));
|
|
|
|
|
|
|
|
/* p1 ^= p4 */
|
|
|
|
v0 = veorq_u64(v0, vld1q_u64(dp4 + 0));
|
|
|
|
v1 = veorq_u64(v1, vld1q_u64(dp4 + 2));
|
|
|
|
v2 = veorq_u64(v2, vld1q_u64(dp4 + 4));
|
|
|
|
v3 = veorq_u64(v3, vld1q_u64(dp4 + 6));
|
|
|
|
|
|
|
|
/* store */
|
|
|
|
vst1q_u64(dp1 + 0, v0);
|
|
|
|
vst1q_u64(dp1 + 2, v1);
|
|
|
|
vst1q_u64(dp1 + 4, v2);
|
|
|
|
vst1q_u64(dp1 + 6, v3);
|
|
|
|
|
|
|
|
dp1 += 8;
|
|
|
|
dp2 += 8;
|
|
|
|
dp3 += 8;
|
|
|
|
dp4 += 8;
|
|
|
|
} while (--lines > 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
void xor_arm64_neon_5(unsigned long bytes, unsigned long *p1,
|
|
|
|
unsigned long *p2, unsigned long *p3,
|
|
|
|
unsigned long *p4, unsigned long *p5)
|
|
|
|
{
|
|
|
|
uint64_t *dp1 = (uint64_t *)p1;
|
|
|
|
uint64_t *dp2 = (uint64_t *)p2;
|
|
|
|
uint64_t *dp3 = (uint64_t *)p3;
|
|
|
|
uint64_t *dp4 = (uint64_t *)p4;
|
|
|
|
uint64_t *dp5 = (uint64_t *)p5;
|
|
|
|
|
|
|
|
register uint64x2_t v0, v1, v2, v3;
|
|
|
|
long lines = bytes / (sizeof(uint64x2_t) * 4);
|
|
|
|
|
|
|
|
do {
|
|
|
|
/* p1 ^= p2 */
|
|
|
|
v0 = veorq_u64(vld1q_u64(dp1 + 0), vld1q_u64(dp2 + 0));
|
|
|
|
v1 = veorq_u64(vld1q_u64(dp1 + 2), vld1q_u64(dp2 + 2));
|
|
|
|
v2 = veorq_u64(vld1q_u64(dp1 + 4), vld1q_u64(dp2 + 4));
|
|
|
|
v3 = veorq_u64(vld1q_u64(dp1 + 6), vld1q_u64(dp2 + 6));
|
|
|
|
|
|
|
|
/* p1 ^= p3 */
|
|
|
|
v0 = veorq_u64(v0, vld1q_u64(dp3 + 0));
|
|
|
|
v1 = veorq_u64(v1, vld1q_u64(dp3 + 2));
|
|
|
|
v2 = veorq_u64(v2, vld1q_u64(dp3 + 4));
|
|
|
|
v3 = veorq_u64(v3, vld1q_u64(dp3 + 6));
|
|
|
|
|
|
|
|
/* p1 ^= p4 */
|
|
|
|
v0 = veorq_u64(v0, vld1q_u64(dp4 + 0));
|
|
|
|
v1 = veorq_u64(v1, vld1q_u64(dp4 + 2));
|
|
|
|
v2 = veorq_u64(v2, vld1q_u64(dp4 + 4));
|
|
|
|
v3 = veorq_u64(v3, vld1q_u64(dp4 + 6));
|
|
|
|
|
|
|
|
/* p1 ^= p5 */
|
|
|
|
v0 = veorq_u64(v0, vld1q_u64(dp5 + 0));
|
|
|
|
v1 = veorq_u64(v1, vld1q_u64(dp5 + 2));
|
|
|
|
v2 = veorq_u64(v2, vld1q_u64(dp5 + 4));
|
|
|
|
v3 = veorq_u64(v3, vld1q_u64(dp5 + 6));
|
|
|
|
|
|
|
|
/* store */
|
|
|
|
vst1q_u64(dp1 + 0, v0);
|
|
|
|
vst1q_u64(dp1 + 2, v1);
|
|
|
|
vst1q_u64(dp1 + 4, v2);
|
|
|
|
vst1q_u64(dp1 + 6, v3);
|
|
|
|
|
|
|
|
dp1 += 8;
|
|
|
|
dp2 += 8;
|
|
|
|
dp3 += 8;
|
|
|
|
dp4 += 8;
|
|
|
|
dp5 += 8;
|
|
|
|
} while (--lines > 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
struct xor_block_template const xor_block_inner_neon = {
|
|
|
|
.name = "__inner_neon__",
|
|
|
|
.do_2 = xor_arm64_neon_2,
|
|
|
|
.do_3 = xor_arm64_neon_3,
|
|
|
|
.do_4 = xor_arm64_neon_4,
|
|
|
|
.do_5 = xor_arm64_neon_5,
|
|
|
|
};
|
|
|
|
EXPORT_SYMBOL(xor_block_inner_neon);
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Jackie Liu <liuyun01@kylinos.cn>");
|
|
|
|
MODULE_DESCRIPTION("ARMv8 XOR Extensions");
|
|
|
|
MODULE_LICENSE("GPL");
|